Method and apparatus for reducing pin count for connection...

Details Method and apparatus for reducing pin count for connection... Method and apparatus for reducing pin count for connection...

2008-07-01

2008-07-01

Paik, Steven S. (Department: 2887)

Registers

Records

Conductive

C455S558000

Reexamination Certificate

active

07392954

ABSTRACT:
A reduced pin count connection system for an insertable operational systems card having a plurality of input and output signals to a host device having operational circuits responsive to the input and output signals of the card includes a master serial data link in the card for communicating at least a portion of the plurality of input and output signals of the card. A slave serial data link is operably interconnected to the master serial data link through a connector having a second plurality contacts less than the plurality of input and output signals and communicates the input and output signals to the operational circuits in the host device.

REFERENCES:
patent: 6385263 (2002-05-01), Bowers et al.
patent: 2003/0016487 (2003-01-01), Tung-Chieh et al.
patent: 2003/0063567 (2003-04-01), Dehart
patent: 2005/0120163 (2005-06-01), Chou et al.
patent: 2005/0120253 (2005-06-01), Morrow et al.
LM2502 Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer.

Affiliated with

Also associated with

Rating

Method and apparatus for reducing pin count for connection... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing pin count for connection..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing pin count for connection... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2808980