Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2007-05-08
2007-05-08
Phan, Trong (Department: 2827)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185050, C365S185110
Reexamination Certificate
active
11212206
ABSTRACT:
A memory array has a plurality of memory cells, arranged in a plurality of rows and columns. Each cell has at least four terminals. The array has a plurality of column lines with each column line connected to a first terminal of a different column of cells. The array also has a plurality of first row lines, with each first row line connected to a second terminal of a different row of cells. The array also has a plurality of second row lines, with each second row line connected to a third terminal of a different row of cells. Finally, the array has a plurality of third row lines with each third row line connected to a fourth terminal of a different row of cells. A column decoder is connected to the plurality of column lines. A first row decoder is connected to the plurality of first row lines. A second row decoder is connected to the plurality of second row lines. A third row decoder is connected to the plurality of third row lines. During an operation of a selected cell, the column decoder selects one of the plurality of column lines, with the one column line selected connected to the first terminal of the selected cell. The first row decoder selects one of the plurality of first row lines with the one first row line selected connected to the second terminal of the selected cell. The second row decoder selects a first plurality of second row lines, with one of the first plurality of second row lines connected to the third terminal of the selected cell. The third row decoder selects a second plurality of third row lines, with one of the second plurality of third row lines connected to the fourth terminal of the selected cell. Finally, the first plurality of second row lines, other than the one second row line, are connected to cells arranged in rows other than rows of cells to which the second plurality of third row lines are connected. The interconnection minimizes programming disturbance.
REFERENCES:
patent: 5612913 (1997-03-01), Cappelletti et al.
patent: 6222773 (2001-04-01), Tanzawa et al.
patent: 6222775 (2001-04-01), Cappelletti
patent: 6256702 (2001-07-01), Yoneyama
patent: 6456530 (2002-09-01), Micheloni et al.
patent: 6560144 (2003-05-01), Atsumi et al.
patent: 6822287 (2004-11-01), Lee et al.
Liu Tseng-Yi
Sheen Ben
Tuntasood Prateep
DLA Piper (US) LLP
Phan Trong
Silicon Storage Technology, Inc.
LandOfFree
Method and apparatus for reducing operation disturbance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing operation disturbance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing operation disturbance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3791257