Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-09-25
2007-09-25
Rao, Seema S. (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S503000, C370S429000, C713S400000
Reexamination Certificate
active
09858505
ABSTRACT:
A system for reducing clock speed and power consumption in a network chip. The system has a core that transmits and receives signals at a first clock speed. A receive buffer is in communication with the core and configured to transmit the signals to the core at the first clock speed. A transmit buffer is in communication with the core and configured to receive signals from the core at the first clock speed. A sync is configured to receive signals in the receive buffer at a second clock speed and to transmit the signals from the transmit buffer at the second clock speed. The sync is in communication with the transmit buffer and the receive buffer.
REFERENCES:
patent: 5126598 (1992-06-01), Kotani
patent: 5278789 (1994-01-01), Inoue et al.
patent: 5390173 (1995-02-01), Spinney et al.
patent: 5414704 (1995-05-01), Spinney
patent: 5423015 (1995-06-01), Chung
patent: 5448715 (1995-09-01), Lelm et al.
patent: 5459717 (1995-10-01), Mullan et al.
patent: 5473607 (1995-12-01), Hausman et al.
patent: 5499295 (1996-03-01), Cooper
patent: 5524254 (1996-06-01), Morgan et al.
patent: 5555398 (1996-09-01), Raman
patent: 5568477 (1996-10-01), Galand et al.
patent: 5579301 (1996-11-01), Ganson et al.
patent: 5644784 (1997-07-01), Peek
patent: 5652579 (1997-07-01), Yamada et al.
patent: 5696899 (1997-12-01), Kalwitz
patent: 5734927 (1998-03-01), Boutaud et al.
patent: 5742613 (1998-04-01), MacDonald
patent: 5748631 (1998-05-01), Bergantino et al.
patent: 5754540 (1998-05-01), Liu et al.
patent: 5781549 (1998-07-01), Dai
patent: 5787084 (1998-07-01), Hoang et al.
patent: 5790539 (1998-08-01), Chao et al.
patent: 5802052 (1998-09-01), Venkataraman
patent: 5802287 (1998-09-01), Rostoker et al.
patent: 5825772 (1998-10-01), Dobbins et al.
patent: 5826092 (1998-10-01), Flannery
patent: 5828653 (1998-10-01), Goss
patent: 5831980 (1998-11-01), Varma et al.
patent: 5842038 (1998-11-01), Williams et al.
patent: 5845081 (1998-12-01), Rangarajan et al.
patent: 5884099 (1999-03-01), Klingelhofer
patent: 5887187 (1999-03-01), Rostoker et al.
patent: 5892922 (1999-04-01), Lorenz
patent: 5898687 (1999-04-01), Harriman et al.
patent: 5909686 (1999-06-01), Muller et al.
patent: 5918074 (1999-06-01), Wright et al.
patent: 5940596 (1999-08-01), Rajan et al.
patent: 5951635 (1999-09-01), Kamgar
patent: 5987507 (1999-11-01), Creedon et al.
patent: 6011795 (2000-01-01), Varghese et al.
patent: 6041053 (2000-03-01), Douceur et al.
patent: 6061351 (2000-05-01), Erimli et al.
patent: 6084856 (2000-07-01), Simmons et al.
patent: 6119196 (2000-09-01), Muller et al.
patent: 6145100 (2000-11-01), Madduri
patent: 6175902 (2001-01-01), Runaldue et al.
patent: 6185185 (2001-02-01), Bass et al.
patent: 6317442 (2001-11-01), Ngai
patent: 6546451 (2003-04-01), Venkataraman et al.
patent: 6597693 (2003-07-01), Leung
patent: 7100020 (2006-08-01), Brightman et al.
patent: 2004/0136711 (2004-07-01), Finan et al.
patent: 0312917 (1989-04-01), None
patent: 0465090 (1992-01-01), None
patent: 0752796 (1997-01-01), None
patent: 0849917 (1998-06-01), None
patent: 0853441 (1998-07-01), None
patent: 0854606 (1998-07-01), None
patent: 0859492 (1998-08-01), None
patent: 0862349 (1998-09-01), None
patent: 0907300 (1999-04-01), None
patent: 0978968 (2000-02-01), None
patent: 0978968 (2003-04-01), None
patent: 2 725 573 (1996-04-01), None
patent: 4-189023 (1992-07-01), None
patent: WO98/09473 (1998-03-01), None
patent: WO99/00938 (1999-01-01), None
patent: WO99/00939 (1999-01-01), None
patent: WO99/00944 (1999-01-01), None
patent: WO99/00945 (1999-01-01), None
patent: WO99/00948 (1999-01-01), None
patent: WO99/00949 (1999-01-01), None
patent: WO99/00950 (1999-01-01), None
patent: WO990036 (2001-07-01), None
“A High-Speed CMOS Circuit for 1.2Gb/s 16×16 ATM Switching,” Alain Chemarin et al. 8107 IEEE Journal of Solid-State Circuits 27(1992) Jul., No. 7, New York, US, pp. 1116-1120.
“Local Area Network Switch Frame Lookup Technique for Increased Speed and Flexibility,” 700 IBM Technical Disclosure Bulletin 38(1995) Jul., No. 7, Armonk, NY, US, pp. 221-222.
“Queue Management for Shared Buffer and Shared Multi-buffer ATM Switches,” Yu-Sheng Lin et al., Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C., Mar. 24, 1996, pp. 688-695.
“A 622-Mb/s 8×8 ATM Switch Chip Set with Shared Multibuffer Architecture,” Harufusa Kondoh et al., 8107 IEEE Journal of Solid-State Circuits 28(1993) Jul., No. 7, New York, US, pp. 808-814.
“Catalyst 8500 CSR Architecture,” White Paper XP-002151999, Cisco Systems Inc. 1998, pp. 1-19.
“Computer Networks,” A.S. Tanenbaum, Prentice-Hall Int., USA, XP-002147300(1998), Sec. 5.2-Sec. 5.3, pp. 309-320.
Chang Michael
Sokol Michael A.
Broadcom Corporation
Elallam Ahmed
Rao Seema S.
Squire Sanders & Dempsey LLP
LandOfFree
Method and apparatus for reducing clock speed and power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing clock speed and power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing clock speed and power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3789499