Method and apparatus for reducing charge injection in a FET...

Details Method and apparatus for reducing charge injection in a FET... Method and apparatus for reducing charge injection in a FET...

2005-08-16

2005-08-16

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Signal transmission integrity or spurious noise override

C327S391000

Reexamination Certificate

active

06930533

ABSTRACT:
A method and apparatus for reducing charge injection in a FET switch. The switch includes a switch FET and two compensating FETs coupled to an input node. Gate drive signals for the two compensating FETs are generated by a gate drive circuit dependent upon the analog input signal and gate drive signal to the switch FET.

REFERENCES:
patent: 5111072 (1992-05-01), Seidel

Affiliated with

Also associated with

Rating

Method and apparatus for reducing charge injection in a FET... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing charge injection in a FET..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing charge injection in a FET... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3523399