Method and apparatus for reducing bus bridge thrashing by tempor

Details Method and apparatus for reducing bus bridge thrashing by tempor Method and apparatus for reducing bus bridge thrashing by tempor

1996-05-10

1998-12-15

Sheikh, Ayaz R.

Boots, shoes, and leggings

395750, 395556, 364200, 364493, 364483, G06F 1338

Patent

active

058505571

ABSTRACT:
A method and apparatus for masking processor requests to improve bus efficiency includes a bus bridge having a detection logic for determining when a first processor on a first bus has been backed off the first bus a predetermined number of times. When the detection logic determines the first processor has been backed off the first bus the predetermined number of times, a timer is set to a first value, with the first value being sufficient to allow an agent on a second bus to access the first bus. A masking logic, coupled to the detection logic and the timer, is for masking requests from the first processor until the timer expires.

REFERENCES:
patent: 4615005 (1986-09-01), Maejima et al.
patent: 5124981 (1992-06-01), Golding
patent: 5269005 (1993-12-01), Heil et al.
patent: 5327570 (1994-07-01), Foster et al.
patent: 5333276 (1994-07-01), Solari
patent: 5369748 (1994-11-01), McFarland et al.
patent: 5426740 (1995-06-01), Bennett
patent: 5535340 (1996-07-01), Bell et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5588125 (1996-12-01), Bennett
patent: 5596729 (1997-01-01), Lester et al.
patent: 5634112 (1997-05-01), Thome et al.
Dix, F.R., M. Kelly, and R.W. Klessig, "Access to a Public Switched Multi-Megabit Data Service Offering", Bell Communications Research, Inc., Red Bank, NJ, pp. 46-61.
Popescu, Val, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner and David Isaman, "The Metaflow Architecture", IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.
Peripheral Components: Chip Sets, PC I/O Peripherals, Memory Controllers, UPI: Keyboard Controllers, Support Peripherals, Intel Corporation, 1994, pp. 1-419-1-429, 1-472, 1-508 & 1-512.

Affiliated with

Also associated with

Rating

Method and apparatus for reducing bus bridge thrashing by tempor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing bus bridge thrashing by tempor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing bus bridge thrashing by tempor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1464748