Coded data generation or conversion – Converter compensation
Patent
1987-04-30
1989-05-16
Shoop Jr., William M.
Coded data generation or conversion
Converter compensation
341150, 323351, H03M 168
Patent
active
048313777
ABSTRACT:
The dielectric absorbtion of capacitors in a filter that removes the AC component from a precision digital-to-analog converter (DAC) is effectively eliminated by operating the normally grounded end of the filter at a DC voltage that approximates the DC output voltage from the precision DAC. This prevents the capacitors in the filter from becoming charged to a DC voltage, and has the further benefit of reducing the number of time constants otherwise spent in charging and discharging those capacitors to within some specified percentage of the output DC voltage. The result is greatly reduced settling time for the filter. The filter may be of any convenient type. The precision DAC may be of the type that switches between ground and a precision reference voltage with a precisely controlled duty cycle, and the approximating voltage may be obtained from any conventional DAC.
REFERENCES:
patent: 4229703 (1980-10-01), Bustin
patent: 4556867 (1985-12-01), George
patent: 4661802 (1987-04-01), Yukawa
The Engineering Staff of Analog Devices, Inc., Analog-Digital Conversion Handbook, 6/1972, pp. I-59; II-32 to II-35.
Hewlett--Packard Company
Miller Edward L.
Shoop Jr. William M.
Young Brian K.
LandOfFree
Method and apparatus for reduced settling time in a filter for a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reduced settling time in a filter for a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reduced settling time in a filter for a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2326199