Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2003-06-30
2009-12-08
Malzahn, David H (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07631025
ABSTRACT:
Method, apparatus, and program means for rearranging data between multiple registers. The method of one embodiment comprises shuffling first set of packed data from a first source based on a first set of masks to produce a first set of shuffled data. The first set of masks is to include a first plurality of control entries to set designated data element positions in the first set of shuffled data to zero. A second packed data from a second source is shuffled based on a second set of masks to produce a second set of shuffled data. The second set of masks includes a second plurality of control entries to set to zero data element positions in the second set of shuffled data opposite to said designated data element positions in the first set of shuffled data. The first set of shuffled data and said second set of shuffled data are merged together to form a packed data resultant.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4139899 (1979-02-01), Tulpule et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4490786 (1984-12-01), Nakatani
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4903228 (1990-02-01), Gregoire et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5019968 (1991-05-01), Wang et al.
patent: 5081698 (1992-01-01), Kohn
patent: 5095457 (1992-03-01), Jeong
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5321810 (1994-06-01), Case et al.
patent: 5390135 (1995-02-01), Lee et al.
patent: 5408670 (1995-04-01), Davies
patent: 5423010 (1995-06-01), Mizukami
patent: 5426783 (1995-06-01), Norrie et al.
patent: 5465374 (1995-11-01), Dinkjian et al.
patent: 5487159 (1996-01-01), Byers et al.
patent: 5497497 (1996-03-01), Miller et al.
patent: 5524256 (1996-06-01), Turkowski
patent: 5579253 (1996-11-01), Lee et al.
patent: 5594437 (1997-01-01), O'Malley
patent: 5625374 (1997-04-01), Turkowski
patent: 5680161 (1997-10-01), Lehman et al.
patent: 5781457 (1998-07-01), Cohen et al.
patent: 5819117 (1998-10-01), Hansen
patent: 5822619 (1998-10-01), Sidwell
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5909572 (1999-06-01), Thayer et al.
patent: 5933650 (1999-08-01), van Hook et al.
patent: 6041404 (2000-03-01), Roussel et al.
patent: 6115812 (2000-09-01), Abdallah et al.
patent: 6192467 (2001-02-01), Abdallah et al.
patent: 6211892 (2001-04-01), Huff et al.
patent: 6223277 (2001-04-01), Karguth
patent: 6288723 (2001-09-01), Huff et al.
patent: 6381690 (2002-04-01), Lee
patent: 6484255 (2002-11-01), Dulong
patent: 6546480 (2003-04-01), Mandavilli et al.
patent: 6745319 (2004-06-01), Balmer et al.
patent: 6816961 (2004-11-01), Rice et al.
patent: 2001/0016902 (2001-08-01), Abdallah et al.
patent: 2002/0002666 (2002-01-01), Dulong et al.
patent: 2002/0112147 (2002-08-01), Chennupaty et al.
patent: 2002/0159529 (2002-10-01), Wang et al.
patent: 2002/0172287 (2002-11-01), Kim
patent: 2003/0084082 (2003-05-01), Debes et al.
patent: 2003/0123748 (2003-07-01), Sebot et al.
patent: 2003/0131030 (2003-07-01), Sebot et al.
patent: 2003/0231711 (2003-12-01), Zhang et al.
patent: 2005/0188182 (2005-08-01), Hoyle et al.
Philips Electronics, “TriMedia TM1000 Preliminary Data Book,” 1997, 496 pgs.
“MIPS Digital Media Extension,” Set Architecture Specification, Web Site—mips.com/MDMXspec.ps, Oct. 21, 1997. 8 pgs.
Hewlet Packard, “64-bit and Multimedia Extensions in the PA-RISC 2.0 Architecture,” Microprocessors Precision Architecture, 1997, 18 pgs.
Kawakami, Y., et al., “A Single-Chip Digital Signal Processor for Voiceband Applications,”IEEE, 1980 International Solid-State Circuits Conference, pp. 40-41.
Sun Microsystems, Inc., “UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics,” SPARC Technology Business, Sep. 1994, 8 pgs.
Case, B., “Philips Hopes to Displace DSPs with VLIW, TriMedia Processors Aimed at Future Multimedia Embedded Apps,” Microprocessor Report, Dec. 1994, pp. 12-18.
Gwennap, L., “New PA-RISC Processor Decodes MPEG Video, H′”s PA-7100LC Uses New Instructions to Eliminate Decoder Chip, Microprocessor Report, Jan. 1994, pp. 16-17.
Texas Instruments, “TMS320C2X User's Guide,” 1993, pp. 3:2-3:11; 3:28-3:34; 4:1-4:22; 4:41; 4:103; 4:119-J;120; 4:122; 4:150-4:151.
Intel Corporation, “i860 TM Microprocessor Family Programmer's Reference Manual,” 1992, Chapters 1, 3, 8 and 11.
Lee, R. B., “Accelerating Multimedia with Enhanced Microprocessors,” IEEE Micro, Apr. 1995, pp. 22-32.
Intel Corporation, “Pentium Processor's User's Manual, vol. 3; Architecture and Programming Manual,” 1993, Chapters 1, 3, 4, 6, 8, and 18.
Margulis, N., “i860 Microprocessor Architecture,” McGraw Hill, Inc., 1990, Chapters 6, 7, 8, 10, and 11.
Intel Corporation, Intel i750, i860 TM, i960 Processors and Related Products, 1993, pp. 1-3.
Motorola, Inc., “Motorola MC88110 Second Generation RISC Microprocessor User's Manual,” 1991.
Motorola, Inc., “Errata to MC88110 Second Generation RISC Microprocessor User's Manual,” 1992, pp. 1-11.
Motorola, Inc., MC88110 Programmer's Reference Guide, 1992, pp. 1-4.
Shipnes, J., “Graphics Processing with the 88110 RISC Microprocessor,” Motorola, Inc. IEEE, No. 0-8186-26455-0/92, 1992, pp. 169-174.
Advanced Micro Devices, Inc., “AMD-3D Technology Manual,” Feb. 1998, pp. 1-58.
Hansen, C., “Architecture of a Broadband Mediaprocessor,” Proceedings of Compcon, IEEE, 1996, pp. 334-340.
Levinthal, et al., “Chap—A SIMD Graphics Processor,” Computer Graphics Project, ACM, vol. 18, No. 3, Jul. 1984, pp. 77-81.
Levinthal, et al., “Parallel Computers for Graphics Applications,” Proceedings: Second International Conference on Architectural Support for Programming Languages and Operating Systems, (ASPLOS II), IEEE, 1987, pp. 193-198.
Wang, et al., “A Processor Architecture for 3D Graphics Calculations,” Computer Motion, Inc., Goleta, CA, 23 pgs, Sep. 1992.
U.S. Appl. 10/611,344 109 pages.
Non-Final Office Action dated Dec. 29, 2005 for U.S. Appl. No. 10/611,344 21 pages.
Final Office Action dated Sep. 20, 2006 for U.S. Appl. 10/611,344 26 pages.
Advisory Action dated Dec. 19, 2006 for U.S. Appl. 10/611,344 3 pages.
Non-Final Office Action dated Apr. 4, 2007 for U.S. Appl. 10/611,344 22 pages.
Final Office Action dated Dec. 27, 2007 for U.S. Appl. 10,611,344 17 pages.
Advisory Action dated Mar. 18, 2008 for U.S. Appl. 10,611,344 3 pages.
Notice of Abandonment dated Jul. 18, 2008 for U.S. Appl. 10,611,344 2 pages.
Petition Decision dated May 12, 2009 for U.S. Appl. 10,611,344 1 page.
U.S. Appl. 10/612,592 108 pages.
Non-Final Office Action dated Aug. 17, 2006 for U.S. Appl. 10/612,592 4 pages.
Final Office Action dated Mar. 26, 2007 for U.S. Appl. 10/612,592 5 pages.
Avaro, Olivier, et al.,MPEG-4 Systems Overview and Architecture, woody.imag.fr/MPEG4/syssite/syspub/docs/tutoriall, May 28, 1998, pp. 1-71 plus Yahoo site ref.
Bierling, M.,Displacement Estimation by Hierarchical Blockmatching, SPIE, vol. 1001, Visual Communications and Image Processing, May 1998, pp. 942-951.
Chan, Y.L and W.C. Siu,Adaptive Multiple-Candidate Hierarchical Search for Block Matching Algorithm, IEE Electronics Letters, vol. 31, No. 19, Sep. 14, 1995, pp. 1637-1639.
Chan, Yui-Lam and Wan-Chi Siu,New Adaptive Pixel Decimation for Block Motion Vector Estimation, IEEE Transactions on Circuits and Systems on Video Technology, vol. 6, No. 1, Feb. 1996, pp. 113-118.
Chen, Liang-Gee, Wai-Ting Chen, Yeu-Shen Jetmg Tzi-Dar Chuieh,An Efficient Parallel Motion Estimation Algorithm for Digital Image Processing,IEEE Transactions on Circuits and Systems on Video Technology,
Chen Yen-Kuang
Debes Eric L.
Macy, Jr. William W.
Roussel Patrice L.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Malzahn David H
LandOfFree
Method and apparatus for rearranging data between multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for rearranging data between multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for rearranging data between multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4054748