Boots – shoes – and leggings
Patent
1993-05-14
1995-01-10
Mai, Tan V.
Boots, shoes, and leggings
364148, G06G 700
Patent
active
053813618
ABSTRACT:
A circuit and method for executing real time constraint solution permits real time control of computational tasks using analog very large scale integrated (VLSI) circuits. The constraints of a computation or task are first defined as a function or set of functions. The function(s) are used to produce an error measure function which described how well the constraint(s) is/are stisfied. Analog gradient descent techniques are then used to minimize the error measure function and produce an improved output of the task and optionally adjust the performance of the task. As this is performed in analog VLSI, the constraint solution can be performed continuously and continually in real time, without the limitations of discrete optimization as implemented using digital processing.
REFERENCES:
patent: 4916696 (1990-04-01), Funakubo
patent: 4935702 (1990-06-01), Mead et al.
patent: 5068622 (1991-11-01), Mead et al.
patent: 5150367 (1992-09-01), Tong et al.
patent: 5282128 (1994-01-01), Braude
Kirk, David B., Kurt Fleischer, Lloyd Watts, and Alan Barr, "Constrained Optimization applied to the Parameter Setting Problem for Analog Circuits," Neural Information Processing Systems 4, Morgan Kaufman, Palo Alto, Calif., 1992.
Denyer, Peter B., and John Mavor, "Most Transconductance Multipliers for Array Applications," IEEE Proceedings, vol. 128, Pt. I, No. 3, pp. 81-86, Jun. 1981.
Denyer, Peter B., Colin, F. N. Cowan, John Mavor, Christopher B. Clayton, and John L. Pennock, "A Monolithic Adaptive Filter," IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, pp. 291-296, Jun. 1983.
Babanezhad, Joseph N., and Gabor C. Temes, "A 20-V Four-Quadrant CMOS Analog Multiplier," IEEE Journal of Solid-State Circuits, vol. SC-20, No. 6, pp. 1158-1168, Dec. 1985.
Mead, C. A., "Analog VLSI and Neural Systems," Addison-Wesley,pp. 233-242, 1989.
Tsividis, Yannis, Mihai Banu, and John Khoury, "Continuous-Time MOSFET-C Filters in VLSI," IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 2, pp. 125-140, Feb. 1986.
Barr Alan H.
Kirk David B.
California Institute of Technology
Mai Tan V.
LandOfFree
Method and apparatus for real-time constraint solution does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for real-time constraint solution, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for real-time constraint solution will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-855737