Method and apparatus for reading NAND flash memory array

Details Method and apparatus for reading NAND flash memory array Method and apparatus for reading NAND flash memory array

2007-04-10

2007-04-10

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185180, C365S185220

Reexamination Certificate

active

11253390

ABSTRACT:
The method for reading/verifying a NAND flash memory device alternates the select gate biasing in response to the position of the cell to be read. If the cell is closer to the top of the column, the SG(D) line is biased prior to the SG(S) line. If the cell is closer to the bottom of the column, the SG(S) line is biased prior to the SG(D) line.

REFERENCES:
patent: 6614683 (2003-09-01), Parker
patent: 6643177 (2003-11-01), Le
patent: 6665213 (2003-12-01), Michael
patent: 6819592 (2004-11-01), Noguchi
patent: 2005/0111260 (2005-05-01), Nazarian

Affiliated with

Also associated with

Rating

Method and apparatus for reading NAND flash memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reading NAND flash memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reading NAND flash memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3738914