Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
1999-10-25
2002-10-15
Jeanpierre, Peguy (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S143000
Reexamination Certificate
active
06466147
ABSTRACT:
TECHNICAL FIELD
The present invention is related to the field of solid-state electronic circuits, and more particularly to the field of digital-to-analog converters employing randomized dynamic element matching techniques.
BACKGROUND OF THE INVENTION
Digital-to-analog converters (DACs) operate to convert signals representing values in the digital domain to the same values represented in the analog domain, and are therefore ideally linear devices. However, the non-ideal circuit behavior of practical DACs introduces non-linearities that cause harmonic distortion and limit the achievable spurious-free dynamic range (SFDR).
The continued growth in wireless technology has spawned an increased demand for large-scale integration digital-to-analog conversion techniques. For example, a technique frequently used in wireless communication products is direct digital synthesis (DDS). In DDS, analog signals, such as carrier tones, are synthesized using mostly digital circuitry. The front-end digital-to-analog converter (DAC) used to convert the input digital signal into an analog waveform limits the efficiency in many DDS systems. In particular, the production of harmonic distortion during the conversion places an upper boundary on the SFDR of the entire system.
In order to attenuate or eliminate harmonic distortion resulting from non-ideal circuit behavior in various multi-bit DACs, dynamic element matching (DEM) techniques have been successfully applied. Rather than using special fabrication processes or laser trimmed components to improve performance, non-ideal circuit behavior is accepted as inevitable, and signal-processing techniques are applied to mitigate the negative effects on DAC linearity.
An example of a popular multi-bit DAC architecture involves the use of a plurality of nominally identical current sources whose outputs are summed to yield a composite DAC. During monolithic integration of high-accuracy current sources for volume production of solid-state circuits, however, the problem arises that, due to current source manufacturing variations, individual current sources vary in the current they deliver. These current source manufacturing variations can largely be compensated for by the use of a current divider and by switching the currents of a plurality of current sources to three current paths in a “rotating” manner by means of a cyclic shift register, with the first and second current paths being fed half the current of the third path. By cascading a plurality of such current dividers, a high-accuracy monolithic integrated DAC can be implemented. The binary signal is caused to “rotate” by means of a cyclic shift register, and the “rotating” signal drives a set of switches to turn the individual current sources on or off In order to utilize this “rotation” method, the frequency of the shift signal for the shift register must be at least (2
n
−1) times higher than the frequency of the sampling signal at whose pulse repetition rate the binary signals occur. However, use of such a shift signal is not always feasible, e.g. an oscillator operational at a correspondingly stable frequency is too expensive for a specific application. In addition, the frequency of the shift signal often lies in ranges that necessitate particularly careful design of, and specific manufacturing processes for, the integrated circuit.
Another approach applied in monolithic integration involves the input signal being applied to a conventional DAC, and first. processed so that its value is uncorrelated with that of the unprocessed input signal. Adding a digital random number to the input digital signal can effect this processing. The digital random number is then converted into analog form by a second DAC. An analog subtraction circuit then subtracts the analog version of the processed sum. The difference is the analog counterpart to the original digital input signal.
The present invention proposes the use of a new DEM technique suitable for applications requiring low-distortion DACs, such as DDS. It is demonstrated that harmonic distortion is eliminated, i.e., the DAC noise is white, and thus an optimal SFDR is achieved. These results are achieved by utilizing a topology that incorporates a bank of, preferably 1-bit, DACs, the outputs of which are summed together to yield a single multi-bit DAC. The DAC noise arising from mismatches between the individual 1-bit DACs is “scrambled” by randomly selecting one of the appropriate codes for each digital input value. A digital encoder is exploited to carry out the scrambling process, the ultimate effect being modulation of the DAC noise without modulation of the signal component of the DAC output.
SUMMARY OF THE PRESENT INVENTION
A digital-to-analog converter used in converting digital input signals to analog output signals using a bank of, preferably 1-bit, DACs, or “unit DAC elements” (UDEs) as follows. A multi-bit digital signal is received by an encoder, which translates the received signal into multiple one-bit binary signals. Each binary signal is received by a UDE that converts the binary signal to analog. The encoder implements a randomization algorithm that identifies the UDEs to be selected during each conversion cycle. The UDE analog output paths are connected through a summing node to generate the final analog output corresponding to the original digital input signal.
REFERENCES:
patent: 4030092 (1977-06-01), Sieber et al.
patent: 4935741 (1990-06-01), Reich
patent: 4994803 (1991-02-01), Blackham
patent: 5084701 (1992-01-01), Sauerwald
patent: 5305004 (1994-04-01), Fattaruso
patent: 5404142 (1995-04-01), Adams et al.
patent: 5684482 (1997-11-01), Galton
patent: 5684492 (1997-11-01), Galton
patent: 5703587 (1997-12-01), Clark et al.
patent: 5760726 (1998-06-01), Koirman et al.
patent: 5818377 (1998-10-01), Wieser
patent: 5821892 (1998-10-01), Smith
patent: 6028544 (2000-02-01), Zarubinsky et al.
patent: 6154161 (2000-11-01), Leme et al.
patent: 6201490 (2001-03-01), Kawano et al.
patent: 6232903 (2001-05-01), Koifman et al.
I. Galton, “Spectral Shaping of Circuit Errors in Digutal-to-Analog Converters”, IEEE Transactions on Circuits and Systems, Part 2: Analog and Digital Signal Processing, vol. 44, No. 10, pp. 808-817, Oct. 1997.
L. R. Carley, “A Noise Shaping Coder Topology for 15+ bit Converters”, IEEE Journal of Solid State Circuits, vol. SC-24, pp. 267-273, Apr. 1989.
Jensen Henrik T.
Jensen Joseph F.
HRL Laboratories LLC
Jeanpierre Peguy
Lauture Joseph
Tope-McKay & Assoc.
LandOfFree
Method and apparatus for randomized dynamic element matching... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for randomized dynamic element matching..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for randomized dynamic element matching... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2940049