Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-11-22
2005-11-22
Pezzlo, John (Department: 2662)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S252000, C370S429000
Reexamination Certificate
active
06967961
ABSTRACT:
A method and apparatus for providing programmable memory functions for bi-directional cell traffic in a switch platform are provided, wherein a parameterized bi-directional FIFO unit controls cell traffic in a switch platform using a first and a second unidirectional FIFO buffer. The first and second unidirectional FIFO buffers each comprise asynchronous read and write ports. A cell size and a word size of the first and second unidirectional FIFO buffers are programmable. The bi-directional FIFO unit is coupled to write at least one cell from and read at least one cell to at least one asynchronous transfer mode (ATM) interface, at least one frame relay interface, at least one voice interface, and at least one data interface. As such, the first unidirectional FIFO buffer is coupled to write at least one cell from, and the second unidirectional FIFO buffer is coupled to read at least one cell to an ATM interface, a frame relay interface, a voice interface, and a data interface. The first unidirectional FIFO buffer is coupled to read at least one cell to at least one switch, and the second unidirectional FIFO buffer is coupled to write at least one cell from at least one switch, wherein the switch handles cells from sources having a number of bandwidths. The switch is coupled to route the at least one cell between an OC12 trunk line and at least one service module. The service module is coupled to provide the cell to at least one service subscriber using T1, E1, T3, E3, OC3, and OC 12 ports.
REFERENCES:
patent: 5224093 (1993-06-01), Denzel et al.
patent: 5325330 (1994-06-01), Morgan
patent: 5406554 (1995-04-01), Parry
patent: 5533009 (1996-07-01), Chen
patent: 5765216 (1998-06-01), Weng et al.
patent: 5860119 (1999-01-01), Dockser
patent: 5867672 (1999-02-01), Wang et al.
patent: 5940368 (1999-08-01), Takamichi et al.
patent: 5978359 (1999-11-01), Caldara et al.
patent: 5999528 (1999-12-01), Chow et al.
patent: 6011779 (2000-01-01), Wills
patent: 6091710 (2000-07-01), Mawhinney
patent: 6438102 (2002-08-01), Chui et al.
patent: 6463485 (2002-10-01), Chui et al.
patent: 6483850 (2002-11-01), Chui et al.
patent: 6512769 (2003-01-01), Chui et al.
Kuei Y. Kou, Akira Arutaki, and Susumu Iwasaki, The Architecture and Implementation of ATM Switch for Broadband ISDN, 1993 IEEE, pp. 8-13.
Ioanna Christidou, Ioannis Lambadaris, and Ravi Masumdat, Optimal Control of Arrivals to a Feedback Queueing System, Proceedings of the 27th Conference on Decision and Control, Austin, Texas, Dec. 1988, IEEE, pp. 663-667.
Russell Pretty and Marianne Morin, Frame Relay Interworking With Asynchronous Transfer Mode, 1993 IEEE, pp. 1854-1860.
Pierre A. Humblet, Buffer Allocation for Frame Reassembly and Queueing in ATM Networks, 1994 IEEE, pp. 510-515.
Martin Taylor, LAN Emulation over ATM, Computer Communications 20 (1997), Elsevier Science BV, pp. 48-59.
Ray Hunt, ATM—protocols and architecture, Computer Communications 19 (1996), Elsevier Science BV, pp. 597-611.
Chui Gene
Fong Lambert
Wang Eugene
Blakely , Sokoloff, Taylor & Zafman LLP
Cisco Technology Inc.
Pezzlo John
LandOfFree
Method and apparatus for providing programmable memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing programmable memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing programmable memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3471234