Method and apparatus for providing precise fault tracing in a su

Details Method and apparatus for providing precise fault tracing in a su Method and apparatus for providing precise fault tracing in a su

1993-06-30

1998-05-12

Lall, Parshotam S.

395392, 395800, 395391, G06F 938

Patent

active

057520135

ABSTRACT:
A superscalar processor with a precise fault mechanism. Instructions are grouped into a cluster of instructions to be executed simultaneously by the superscalar processor. The cluster is formed from consecutively sequenced instructions according to a predetermined set of grouping rules. If at least one previously executed instruction exists, the consecutively sequenced instructions begin with an initial instruction that is the first instruction following a last previously executed instruction. Each instruction of the cluster is decoded and faulting instructions, if any, of the cluster are determined. Faulting instructions are instructions having an associated trace fault. If no faulting instructions were found, each instruction in the cluster is executed simultaneously. If, however, at least one faulting instruction was found, a break faulting instruction is determined. The break faulting instruction is the first faulting instruction in the consecutive sequence of the cluster instructions. The break faulting instruction and each instruction of the cluster in the consecutive instruction sequence prior to the break faulting instruction are then simultaneously executed.

REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4819234 (1989-04-01), Huber
patent: 4879676 (1989-11-01), Hansen
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5109514 (1992-04-01), Garner et al.
patent: 5134693 (1992-07-01), Saini
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5247628 (1993-09-01), Grohoski
patent: 5440703 (1995-08-01), Ray et al.
patent: 5461715 (1995-10-01), Matsuo et al.
patent: 5479616 (1995-12-01), Ganbay, Jr. et al.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall 1991 pp. 87-88.
Diefendorff et al, "Organization of the Motorola 88110 Superscalar RISC Microprocessor", IEEE Apr. 1992, pp. 40-63.
Moudgill, Mayan. "Precise Interrupts", IEEE Micro, pp. 58-67, Feb. 1996.

Affiliated with

Also associated with

Rating

Method and apparatus for providing precise fault tracing in a su does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for providing precise fault tracing in a su, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing precise fault tracing in a su will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-994057