Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2007-12-25
2007-12-25
Norris, Jeremy C (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C029S834000, C029S852000
Reexamination Certificate
active
10269404
ABSTRACT:
A method and apparatus that provides improved loop inductance of decoupling capacitors. Vias are moved close to the pads and close to each other. Instead of placing power and ground vias on opposite sides of the capacitor, these vias are moved around to the same side of the capacitor and are placed as close to each other as manufacturing tolerances will allow. For designs using standard two-terminal surface mount capacitors, two vias per capacitor, and standard manufacturing procedures (no vias inside pads, for example), the lowest possible loop inductance of the capacitor's connections to the printed circuit board planes is provided. This results in the lowest effective capacitor series input inductance.
REFERENCES:
patent: 4853826 (1989-08-01), Hernandez
patent: 4882656 (1989-11-01), Menzies et al.
patent: 4945399 (1990-07-01), Brown et al.
patent: 5132613 (1992-07-01), Papae et al.
patent: 5459642 (1995-10-01), Stoddard
patent: 5731960 (1998-03-01), Fung
patent: 5811868 (1998-09-01), Bertin et al.
patent: 5996880 (1999-12-01), Chu et al.
patent: 6061228 (2000-05-01), Palmer et al.
patent: 6084779 (2000-07-01), Fang
patent: 6337798 (2002-01-01), Hailey et al.
patent: 6596948 (2003-07-01), Haden et al.
patent: 2001068583 (2001-03-01), None
Feinberg et al., “Low Inductance Decoupling Capacitor Connection,” IBM Technical Disclosure Bulletin, vol. 28, No. 7, Dec. 1985, pp. 2827.
Churchwell et al., “Low Inductance Chip Carrier With Decoupling Capacitors,” IBM Technical Disclosure Bulletin, vol. 30, No. 4, Sep. 1987, pp. 1786, 1787.
Parisi, “Decoupling Capacitor Placement,” IBM Technical Disclosure Bulletin, vol. 19, No. 8, Jan. 1977, pp. 3046-3047.
“Method, System, And Program For Error Checking Raster Objects,” patent application filed Dec. 19, 2000, having U.S. Appl. No. 09/741,455.
Antu Rafael
Drews Cathy Marie
Plomgren David A.
Takken Todd Edward
Chambliss Bahner & Stophel
International Business Machines - Corporation
Lynch David W.
Norris Jeremy C
LandOfFree
Method and apparatus for providing improved loop inductance... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing improved loop inductance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing improved loop inductance... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3883918