Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Amplitude control
Patent
1996-03-29
1998-05-05
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Amplitude control
327437, 327525, 327112, 326 81, H03K 190175, H03K 1710
Patent
active
057480257
ABSTRACT:
A method and an apparatus for providing a high voltage to a node of a low voltage tolerant CMOS integrated circuit process. In one embodiment, a pull up circuit is coupled between a high voltage source and the node and a pull down circuit is coupled between the node and a second voltage. The pull up circuit is configured to pull the voltage at the node to a high voltage while the pull down circuit is configured to the voltage at the node to a lower voltage. The pull down circuit includes a pair of series coupled n-channel transistors coupled between the node and the second voltage. The n-channel transistor connected to the node is a special n-channel transistor with a drain to substrate junction breakdown that is greater than the drain to substrate junction breakdown voltage of other ordinary n-channel transistors in the process. The special n-channel transistor is manufactured in an ordinary state-of-the-art CMOS integrated circuit process without adding any costly process steps.
REFERENCES:
patent: 4543594 (1985-09-01), Mohsen et al.
patent: 4689504 (1987-08-01), Raghunathan et al.
patent: 4730129 (1988-03-01), Kunitoki et al.
patent: 5252848 (1993-10-01), Adler et al.
patent: 5278787 (1994-01-01), Iwasa
patent: 5334880 (1994-08-01), Abadeer et al.
patent: 5371394 (1994-12-01), Ma et al.
patent: 5374843 (1994-12-01), Williams et al.
patent: 5399917 (1995-03-01), Allen et al.
patent: 5414364 (1995-05-01), McCollum
patent: 5420450 (1995-05-01), Yoneda et al.
patent: 5434531 (1995-07-01), Allen et al.
patent: 5465054 (1995-11-01), Erhart
patent: 5514980 (1996-05-01), Pilling et al.
patent: 5574303 (1996-11-01), Terasima et al.
patent: 5583454 (1996-12-01), Hawkins et al.
"Metal-to Metal Antifuses with Very Thin Silicon Dioxide Films", Zhang et al., pp. 310-312, IEEE, 1994.
CMOS Technology and Devices, Masakazu, S., pp. 74-75, AT&T, 1988.
VSLI Technology, 2nd Edition, Sze, S.M., pp. 466-513, AT&T, 1988.
Greason Jeff
Ng Yong-Gee
Callahan Timothy P.
Intel Corporation
Shin Eunja
LandOfFree
Method and apparatus for providing high voltage with a low volta does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing high voltage with a low volta, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing high voltage with a low volta will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-58309