Method and apparatus for providing for two bits-error detection

Details Method and apparatus for providing for two bits-error detection Method and apparatus for providing for two bits-error detection

1979-12-31

1982-11-23

Atkinson, Charles E.

Excavating

371 38, G06F 1110

Patent

active

043609163

ABSTRACT:
A method and apparatus for detecting errors in a data word and for correcting up to two error bits therein through using Bose-Chaudhuri-Hocquenghem (BCH) codes. A Galois field table is arranged in an anti-log and log format to facilitate the calculation of certain values such as ##EQU1## associated with the BCH codes.

REFERENCES:
patent: 3303463 (1967-02-01), Hamburgen
patent: 3418629 (1968-12-01), Chien
patent: 3648236 (1972-03-01), Burton
patent: 3685014 (1972-08-01), Hsiao et al.
patent: 3917935 (1975-11-01), Lazecki
patent: 4013997 (1977-03-01), Treadwell
patent: 4064483 (1977-12-01), Takezono et al.
patent: 4107652 (1978-08-01), Tanahashi et al.
patent: 4117458 (1978-09-01), Burghard et al.
patent: 4142174 (1979-02-01), Chen et al.
patent: 4162480 (1979-07-01), Berlekamp

Affiliated with

Also associated with

Rating

Method and apparatus for providing for two bits-error detection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for providing for two bits-error detection , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing for two bits-error detection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1882283