Method and apparatus for providing clock de-skewing on an integr

Details Method and apparatus for providing clock de-skewing on an integr Method and apparatus for providing clock de-skewing on an integr

1994-10-31

1996-01-23

Wambach, Margaret Rose

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327149, 327150, 327158, 327159, 327244, H03L 706

Patent

active

054867835

ABSTRACT:
The present invention relates to a circuit board having a plurality of integrated circuits provided thereon, wherein each integrated circuit (IC) receives a common clocked input reference signal and outputs a dam signal. Each integrated circuit is provided with a de-skewing circuit which compensates for signal delays in the IC so as to synchronize the output data signal with the clocked input reference signal. The de-skewing circuit is operative to generate a simulated signal delay to the input signal which emulates the signal delays of the IC.

REFERENCES:
patent: 4623805 (1986-11-01), Flora et al.
patent: 4675612 (1987-06-01), Adams et al.
patent: 4686482 (1987-08-01), Zoetman et al.
patent: 4754164 (1988-06-01), Flora et al.
patent: 4757264 (1988-07-01), Lee et al.
patent: 4758738 (1988-07-01), Yamanoi et al.
patent: 4825109 (1989-04-01), Reynolds
patent: 4845437 (1989-07-01), Mansur et al.
patent: 4931986 (1990-06-01), Daniel et al.
patent: 4999526 (1991-03-01), Dudley
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5073730 (1991-12-01), Hoffman
patent: 5077529 (1991-12-01), Goshai et al.
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5081655 (1992-01-01), Long
patent: 5097489 (1992-03-01), Tucci
patent: 5101117 (1992-03-01), Johnson et al.
patent: 5118975 (1992-06-01), Hillis et al.
patent: 5120990 (1992-06-01), Koker
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5144170 (1992-09-01), Parker
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5184027 (1993-02-01), Masuda et al.
patent: 5223755 (1993-06-01), Richley
patent: 5245637 (1993-09-01), Gersbach et al.
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5307381 (1994-04-01), Ahuja
"Normalization of Apparent Propagation Delay" R. J. Baumert et al., filed Aug. 15, 1994, U.S. Application Ser. No. 08/290,170, pp. 1-19, 7 sheets of drawings.
"ATTDA400 Programmable 100 MHz Clock Distribution IC" AT&T Microelectronics Brochure 1-11.
"Multimedia is Testing Designers" Savvy, Electronic Engineering Times Article, Reader Service No. 44, Nov. 1, 1993.

Affiliated with

Also associated with

Rating

Method and apparatus for providing clock de-skewing on an integr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for providing clock de-skewing on an integr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing clock de-skewing on an integr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1507109