Multiplex communications – Data flow congestion prevention or control – Flow control of data transmission through a network
Reexamination Certificate
2005-03-08
2005-03-08
Kizou, Hassan (Department: 2662)
Multiplex communications
Data flow congestion prevention or control
Flow control of data transmission through a network
C370S229000, C370S230000, C370S230100, C709S230000, C709S231000, C709S232000
Reexamination Certificate
active
06865154
ABSTRACT:
A system is described where delay and bandwidth guarantees are implemented with a crossbar switch. A rate controller is provided as a front-end to a crossbar switch with an arbiter running a work-conserving arbitration algorithm. The system provides bandwidth and delay guarantees to all properly behaving flows independently of improperly behaving flows.
REFERENCES:
patent: 4823338 (1989-04-01), Chun et al.
patent: 4845710 (1989-07-01), Nakamura et al.
patent: 4933937 (1990-06-01), Konishi
patent: 5018133 (1991-05-01), Tsukakoshi et al.
patent: 5138615 (1992-08-01), Lamport et al.
patent: 5237661 (1993-08-01), Kawamura et al.
patent: 5321693 (1994-06-01), Perlman
patent: 5367520 (1994-11-01), Cordell
patent: 5394402 (1995-02-01), Ross
patent: 5473599 (1995-12-01), Li et al.
patent: 5493566 (1996-02-01), Ljungberg et al.
patent: 5500858 (1996-03-01), McKeown
patent: 5517495 (1996-05-01), Lund et al.
patent: 5550823 (1996-08-01), Irie et al.
patent: 5594732 (1997-01-01), Bell et al.
patent: 5617421 (1997-04-01), Chin et al.
patent: 5619495 (1997-04-01), Yamanaka et al.
patent: 5621734 (1997-04-01), Mann et al.
patent: 5636215 (1997-06-01), Kubo et al.
patent: 5689644 (1997-11-01), Chou et al.
patent: 5734865 (1998-03-01), Yu
patent: 5737528 (1998-04-01), Konishi
patent: 5768257 (1998-06-01), Khacherian et al.
patent: 5774453 (1998-06-01), Fukano et al.
patent: 5805816 (1998-09-01), Picazo, Jr. et al.
patent: 5808056 (1998-09-01), Amato et al.
patent: 5838677 (1998-11-01), Kozaki et al.
patent: 5859835 (1999-01-01), Varma et al.
patent: 5892922 (1999-04-01), Lorenz
patent: 5959991 (1999-09-01), Hatono et al.
patent: 5978359 (1999-11-01), Caldara et al.
patent: 5982771 (1999-11-01), Caldara et al.
patent: 5982776 (1999-11-01), Manning et al.
patent: 5996019 (1999-11-01), Hauser et al.
patent: 6052376 (2000-04-01), Wills
patent: 6122251 (2000-09-01), Shinohara
patent: 6122252 (2000-09-01), Aimoto et al.
patent: 6134217 (2000-10-01), Stiliadis et al.
patent: 6144635 (2000-11-01), Nakagawa
patent: 6188690 (2001-02-01), Holden et al.
patent: 6324165 (2001-11-01), Fan et al.
patent: 6345050 (2002-02-01), Alleyne et al.
patent: 6377583 (2002-04-01), Lyles et al.
patent: 0 404 337 (1990-12-01), None
patent: 0 817 436 (1998-01-01), None
patent: 2 293 720 (1996-04-01), None
patent: WO 9608899 (1996-03-01), None
patent: WO 97 31460 (1997-08-01), None
“Draft Standard P802.10/D7” IEEE Standards for Local and Metropolitan Area Network: Virtual Bridged Local Area Networks, Oct. 3, 1997, XP002103631.
Anderson T., Owicki S., Saxe J., Thacker C., “High Speed Switch Scheduling for Local Area Networks”, Proc. Fifth Internt. Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 1992, pp. 98-110.
Bennett J. and Zhang H., “WF2Q—Worst-case Fair Weighted Fair Queuing”, Proc. IEEE INFOCOM '96.
Chang C-Y et al.: “A Broadband Packet Switch Architecture with Input and Output Queuing” Proceedings of the Global Telecommunications Conference (Globecom), San Francisco, Nov. 28-Dec. 2, 1994, vol. 1, Nov. 28, 1994, pp. 448-452, XP000488590 Institute of Electrical and Electronics Engineers.
Charny A., “Hierarchical Relative Error Scheduler: An Efficient Traffic Shaper for Packet Switching Networks,” Proc. NOSSDAV '97, May 1997, pp. 283-294.
Guerin R. and Sivarajan K., “Delay and Throughput Performance of Speeded-up Input-Queuing Packet Switches,” IBM Research Report RC 20892, Jun. 1997.
Liu N. H. et al., “A New Packet Scheduling Algorithm for Input-Buffered Multicast Packet Switches” IEEE Global Telecommunications Conference, Phoenix, Arizona, Nov. 3-8, 1997, vol. 3, Nov. 3, 1997, pp. 1695-1699, XP000737812 Institute of Electrical and Electronics Engineers.
Mark B. L. et al; “Large Capacity Multiclass ATM Core Switch Architecture” ISS '97, World Telecommunications Congress, (International Switching Symposium), Global Network Evolution: Convergence or Collission? Toronto, Sep. 21-26, 1997, vol. 1, Sep. 21, 1997, pp. 417-423 XP0000720547.
McKeown N., “Scheduling Algorithms for Input-Queued Cell Switches,” Ph.D. Thesis, Univ. of California, Berkeley, May 1995.
McKeown N., Anatharam V, and Warland J., “Achieving 100% Throughput in an Input-Queued Switch,” Proc. IEEE INFOCOM '96, Mar. 1996, pp. 296-302.
McKeown N., Izzard M., Mekkittikul A., Ellersick W. and Horowitz M., “The Tiny Tera: A Packet Switch Core.”
McKeown N., Prabahakar B., and Zhu M., “Matching Output Queuing with Combined Input and Output Queuing,” Proc. 35th Annual Allerton Conference on Communications, Control, and Computing, Monticello, Illinois, Oct. 1997.
Parekh, A., “A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks”, MIT, Ph.D. dissertation, Jun. 1994.
Prabhakar B. and McKeown N., “On the Speedup Required for Combined Input and Output Queued Switching,” Computer Systems Lab. Technical Report CSL-TR-97-738, Stanford University.
Prabhakar B. et al.: “Multicast Scheduling for Input-Queued Switches” IEEE Journal on Selected Areas in Communications, vol. 15, No. 5, Jun. 1, 1997, pp. 855-866, XP000657038 see paragraph 1.
Stiliadis D. and Varma A., “Providing Bandwidth Guarantees in an Input-Buffered Crossbar Switch,” Proc. IEEE INFOCOM '95, Apr. 1995, pp. 960-968.
Stiliadis D. and Varma, A., “Frame-Based Fair Queuing: A New Traffic Scheduling Algorithm for Packet Switch Networks”, Proc. IEEE INFOCOM '96.
Zhang L., “A New Architecture for Packet Switched Network Protocols,” Massachusetts Institute of Technology, Ph.D. Dissertation, Jul. 1989.
Charny Anna
Krishna Pattabhiraman
Patel Naimish
Enterasys Networks Inc.
Kizou Hassan
Lahive & Cockfield LLP
Logsdon Joe
LandOfFree
Method and apparatus for providing bandwidth and delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing bandwidth and delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing bandwidth and delay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3371800