Patent
1996-03-21
1998-08-04
Lall, Parshotam S.
395376, 395390, 395392, 395393, 39580023, 39580024, 39580041, 39580042, G06F 930, G06F 938
Patent
active
057908222
ABSTRACT:
A method and apparatus for executing instructions in a pipelined microprocessor. The method includes re-ordering the set of instructions prior to loading the instructions into an instruction cache. In one embodiment, a re-ordering unit receives the set of instructions as a trace segment made of a set of basic blocks of instructions in a logical order of execution. After being re-ordered, the instructions are presented to the reordered instruction cache in bundles. When an instruction is unavailable, possibly due to an unresolved data dependency, no operation codes (nops) are inserted into the bundle in place of an in place of an instruction, creating fixed length bundles. In a second embodiment, nops are not used. Variable length bundles are produced by using an additional bit(s) per instruction to mark the end of the bundles.
REFERENCES:
patent: 5500943 (1996-03-01), Ho et al.
patent: 5517657 (1996-05-01), Rodgers et al.
patent: 5530933 (1996-06-01), Frink et al.
patent: 5574871 (1996-11-01), Host et al.
patent: 5584038 (1996-12-01), Papworth et al.
patent: 5625788 (1997-04-01), Boggs et al.
patent: 5632023 (1997-05-01), White et al.
patent: 5636374 (1997-06-01), Rodgers et al.
patent: 5649225 (1997-07-01), White et al.
Ronen Ronny
Sheaffer Gad S.
Barot Bharat
Intel Corporation
Lall Parshotam S.
LandOfFree
Method and apparatus for providing a re-ordered instruction cach does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing a re-ordered instruction cach, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing a re-ordered instruction cach will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1188886