Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-09-26
2008-08-05
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185140
Reexamination Certificate
active
07408809
ABSTRACT:
Methods and apparatuses for programming a single-poly pFET-based nonvolatile memory cell bias the cell so that band-to-band tunneling (BTBT) is induced and electrons generated by the BTBT are injected onto a floating gate of the cell. Following a predetermined event, the single-poly pFET is biased to induce impact-ionized hot-electron injection (IHEI). The predetermined event may be, for example, the expiration of a predetermined time period or a determination that a channel has been formed by the BTBT injection process that is sufficiently conducting to support IHEI. Employing BTBT permits a previously overerased or stuck bit to be “unstuck” or “removed” and thus be made usable (i.e., able to be programmed) again.
REFERENCES:
patent: 4935702 (1990-06-01), Mead et al.
patent: 4953928 (1990-09-01), Anderson et al.
patent: 5146106 (1992-09-01), Anderson et al.
patent: 5301150 (1994-04-01), Sullivan et al.
patent: 5596524 (1997-01-01), Lin et al.
patent: 5616942 (1997-04-01), Song
patent: 5617358 (1997-04-01), Kodama
patent: 5623442 (1997-04-01), Gotou et al.
patent: 5627392 (1997-05-01), Diorio et al.
patent: 5650966 (1997-07-01), Cleveland et al.
patent: 5687118 (1997-11-01), Chang
patent: 5706227 (1998-01-01), Chang et al.
patent: 5736764 (1998-04-01), Chang
patent: 5754471 (1998-05-01), Peng et al.
patent: 5761121 (1998-06-01), Chang
patent: 5763912 (1998-06-01), Parat et al.
patent: 5777361 (1998-07-01), Parris et al.
patent: 5786617 (1998-07-01), Merrill et al.
patent: 5825063 (1998-10-01), Diorio et al.
patent: 5841165 (1998-11-01), Chang et al.
patent: 5844300 (1998-12-01), Alavi et al.
patent: 5892709 (1999-04-01), Parris et al.
patent: 5898613 (1999-04-01), Diorio et al.
patent: 5912842 (1999-06-01), Chang et al.
patent: 5969987 (1999-10-01), Blyth et al.
patent: 5990512 (1999-11-01), Diorio et al.
patent: 6028789 (2000-02-01), Mehta et al.
patent: 6049229 (2000-04-01), Manohar et al.
patent: 6055185 (2000-04-01), Kalnitsky et al.
patent: 6081451 (2000-06-01), Kalnitsky et al.
patent: 6137721 (2000-10-01), Kalnitsky et al.
patent: 6137722 (2000-10-01), Kalnitsky et al.
patent: 6137723 (2000-10-01), Bergemont et al.
patent: 6137724 (2000-10-01), Kalnitsky et al.
patent: 6166954 (2000-12-01), Chern
patent: 6208557 (2001-03-01), Bergemont et al.
patent: 6222771 (2001-04-01), Tang et al.
patent: 6294810 (2001-09-01), Li et al.
patent: 6320788 (2001-11-01), Sansbury et al.
patent: 6385000 (2002-05-01), Ottesen et al.
patent: 6385090 (2002-05-01), Kitazaki
patent: 6452835 (2002-09-01), Diorio et al.
patent: 6534816 (2003-03-01), Caywood
patent: 6678190 (2004-01-01), Yang et al.
patent: 6898123 (2005-05-01), Owen
patent: 6909389 (2005-06-01), Hyde et al.
patent: 6950342 (2005-09-01), Lindhorst et al.
patent: 7046549 (2006-05-01), Lee et al.
patent: 2003/0206437 (2003-11-01), Diorio et al.
patent: 2004/0004861 (2004-01-01), Srinivas et al.
patent: 2004/0052113 (2004-03-01), Diorio et al.
patent: 2004/0206999 (2004-10-01), Hyde et al.
patent: 2007/0252701 (2007-11-01), Berry et al.
Chang, et al., “A CMOS-Compatible Single-Poly Cell for Use as Non- Volatile Memory”, International Semiconductor Device Date Research Symposium, Dec. 1-3, 1999, pp. 50-57.
Diorio, “A p-Channel MOS Synapse Transistor with Self-Convergent Memory Writes”, IEEE Transactions On Electron Devices, vol. 47, No. 2, pp. 464-472, Feb. 2000.
Lanzoni et al., “A Novel Approach to Controlled Programming of Tunnel-Based Floating-Gate MOSFET's”, 1994, IEEE Journal of Solid-State Circuits, vol. 29, No. 2, pp. 147-150.
Ohsaki, et al., “A Single Poly EEPROM Cell Structure for Use in Standard CMOS Processes”, IEEE Journal of Solid-State Circuits, vol. 29, No. 3, Mar. 1994, pp. 311-316.
Invitation to Pay Additional Fees (Partial International Search), Application No. PCT/US 03/31792, date of mailing Apr. 2, 2004.
International Search Report for International Application No. PCT/US03/23724, dated mailed Jan. 20, 2004.
International Search Report, for International Application No. PCT/US2005/013644, date mailed Aug. 3, 2005.
Diorio Christopher J.
Humes Todd E.
Impinj, Inc.
Phung Andy
Phung Anh
Ritchie David B.
Thelen Reid Brown Raysman & Steiner LLP
LandOfFree
Method and apparatus for programming single-poly pFET-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for programming single-poly pFET-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for programming single-poly pFET-based... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3995556