Patent
1994-04-14
1996-06-25
Beausoliel, Jr., Robert W.
G06F 1100
Patent
active
055308031
ABSTRACT:
A method for programming an integrated memory circuit and an integrated memory circuit structure for storing information are disclosed. The method of programming includes the steps of providing a program mode for programming the memory cells in accordance with total number of memory cells that is required to be programmed; and programming the memory cells in accordance with the program mode. The integrated memory circuit includes a program mode determining circuit, and a programming circuit operatively coupled to the program mode determining circuit for programming each of a plurality of block of memory cells according to its respective program mode. The program mode determining circuit comprises a circuit for determining the total number of memory cells that is required to be programmed in each block and a control circuit operatively coupled to the memory cells determining circuit for providing a first program mode control signal, a plurality of second program mode control signals and a third program mode control signal, if the total number of memory cells that are required to be programmed in a block is greater than zero but is less than or equal to a threshold number N, greater than the threshold number N, and equal to zero, respectively. Through the use of the programming method and the integrated memory circuit design, the requirement of additional number or increased current capacities of drain pumps associated with programming the integrated circuit is eliminated which reduces design complexity and minimizes the size of the integrated circuit.
REFERENCES:
patent: 4701886 (1987-10-01), Sakakibara et al.
patent: 4729117 (1988-03-01), Osaka
patent: 4841233 (1989-06-01), Yoshida
patent: 4862418 (1989-08-01), Cuppens et al.
patent: 4905191 (1990-02-01), Arai
patent: 5091910 (1992-02-01), Ochi
patent: 5224103 (1993-06-01), Ligthart et al.
patent: 5228000 (1993-07-01), Yamagata
I. S. Hwang and A. L. Fisher, "Ultrafact Compact 32-bit CMOS in Multiple-Output Domino Logic", IEEE Journal of Solid State Circuits, vol. 24, No. 2, Apr. 1989, pp. 358-369.
John P. Uyemura, "Circuit Design for CMOS VLSI", 1992, pp. 322-328.
Chang George
Cheng Pearl
Advanced Micro Devices , Inc.
Beausoliel, Jr. Robert W.
Elmore Stephen C.
Kwong Raymond Kam-On
LandOfFree
Method and apparatus for programming memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for programming memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for programming memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196389