Method and apparatus for programmable damping factor of a phase

Details Method and apparatus for programmable damping factor of a phase Method and apparatus for programmable damping factor of a phase

1995-06-07

1995-12-26

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327148, 327 7, 327551, 331 17, H03K 513, H03K 522

Patent

active

054791260

ABSTRACT:
A timing acquisition circuit using a phase locked loop with programmable damping for either Type A or Type B phase detectors is described. In the damping scheme for a Type A phase detector, a resistance (R1) is simulated by adding an equivalent voltage Veff to the capacitor voltage. The equivalent voltage Veff is generated internally, so that programmable damping is made possible. In Type B phase detectors, a variable gain amplifier is used to control the effective resistance (R1) of the loop filter.

REFERENCES:
patent: 3218557 (1965-11-01), Sanders
patent: 4524333 (1985-06-01), Iwata et al.
patent: 5021749 (1991-06-01), Kasai et al.
patent: 5170130 (1992-12-01), Ichihara

Affiliated with

Also associated with

Rating

Method and apparatus for programmable damping factor of a phase does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for programmable damping factor of a phase , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for programmable damping factor of a phase will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1371528