Method and apparatus for producing the residue of the product of

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 772

Patent

active

045063400

ABSTRACT:
Method and apparatus for producing the residue of the product of a multiplier and a multiplicand where the multiplier, multiplicand and product are residues with respect to a check base m, and where m=(2.sup.b -1) and b is the number of bits in a residue. An addressable memory device has at least 2 2(b-1) memory locations with each memory location having an address of 2 (b-1) bits. The address of each memory location can be considered as having two components each of (b-1) bits. The residue stored at each addressable location of the device is the residue of the product of the two components of its address. In response to each address being applied to the memory device, the residue of the product of the two components stored at the addressed memory location is read out of the device. The lower order (b-1) bits of the multiplier is applied to the device if the most significant bit of the multiplier is a logical zero. If the most significant bit of the multiplier is a logical one, the complement of the lower order (b-1) bits is applied and forms one component of the address of a memory location of the device. Similarly, the value of the most significant bit of the multiplicand determines whether the lower order (b-1) bits of the multiplicand or their complements form the other component of the address applied to the memory device. The residue read out of the addressed location is complemented to produce the residue of the product stored at the addressed memory location if and only if one of the most significant bits of the multiplier and multiplicand is a logical one, otherwise the residue read out of the memory device is the residue of the product of the multiplier and the multiplicand.

REFERENCES:
patent: 4346451 (1982-08-01), Katayama
patent: 4363106 (1982-12-01), Tai
patent: 4366549 (1982-12-01), Katayama
Soderstrand et al., "A High-Speed Low-Cost Modulo Pi Multiplier with RNS Arithmetic Applications", Proceedings of the IEEE, vol. 68, No. 4, Apr. 1980, pp. 529-532.
Taylor, "Large Moduli Multipliers for Signal Processing", IEEE Trans. on Circuits and Systems, vol. CAS-28, No. 7, Jul. 1981, pp. 731-736.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for producing the residue of the product of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for producing the residue of the product of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for producing the residue of the product of will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-756469

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.