Boots – shoes – and leggings
Patent
1991-11-15
1993-10-05
Mai, Tan V.
Boots, shoes, and leggings
G06F 752
Patent
active
052511677
ABSTRACT:
A method and apparatus for adding signed partial products without generating sign extension subfields is disclosed. The method and apparatus are particularly useful when employed in conjunction with multiplication algorithms such as the 3-bit modified Booth algorithm and the like. Rather than adding a sign extension subfield to extend the left side of each partial product row into alignment with the leftmost bit position of the sum field (e.g., the full product field), a special sign-extension "correction" factor is added to the nonextended partial products. The correction factor mimics the effect of summing the sign-extension bits which would conventionally have been added to the partial product rows. The special correction factor contains fewer bits than the total number of bits contained in all the eliminated sign extension portions, and accordingly, less computer circuitry and/or computer time is required for performing the partial product summation operation. A method which minimizes the computer circuitry or time needed for generating the correction factor is also disclosed.
REFERENCES:
patent: 3840727 (1974-10-01), Amdahl et al.
patent: 4755962 (1988-07-01), Mor
patent: 4761756 (1988-08-01), Lee et al.
patent: 4791601 (1988-12-01), Tamaka
patent: 4817029 (1989-03-01), Finegold
Lade John M.
Marek Greg A.
Simmonds Stephen M.
Amdahl Corporation
Mai Tan V.
LandOfFree
Method and apparatus for processing sign-extension bits generate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for processing sign-extension bits generate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processing sign-extension bits generate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1010435