Method and apparatus for processing packed data

Details Method and apparatus for processing packed data Method and apparatus for processing packed data

1993-03-16

1999-06-01

Hafiz, Tariq R.

Boots, shoes, and leggings

3647151, 341 60, 341 67, H03M 744

Patent

active

059095520

ABSTRACT:
A method and an apparatus for processing a plurality of operands in parallel including packing the operands into a word with at least one cleared buffer bit between each operand and processing the packed word.

REFERENCES:
patent: H472 (1988-05-01), Peterson
patent: 4064556 (1977-12-01), Edelberg et al.
patent: 4321668 (1982-03-01), Flynn et al.
patent: 4371923 (1983-02-01), Hyatt
patent: 4569016 (1986-02-01), Hao et al.
patent: 4595911 (1986-07-01), Kregness et al.
patent: 4598365 (1986-07-01), Boothroyd et al.
patent: 4780842 (1988-10-01), Morton et al.
patent: 4878166 (1989-10-01), Johnson et al.
patent: 4918647 (1990-04-01), Downey
patent: 4942516 (1990-07-01), Hyatt
patent: 4949246 (1990-08-01), O'Dell et al.
patent: 4963867 (1990-10-01), Bertrand
patent: 5040136 (1991-08-01), Kanoh
patent: 5068819 (1991-11-01), Misra et al.
patent: 5079548 (1992-01-01), Fujiyama et al.
patent: 5113516 (1992-05-01), Johnson et al.
patent: 5123091 (1992-06-01), Newman
patent: 5140322 (1992-08-01), Sakagami
patent: 5146220 (1992-09-01), Ishikawa
patent: 5162795 (1992-11-01), Shirota
patent: 5189636 (1993-02-01), Patti et al.
patent: 5237701 (1993-08-01), Bertrand
patent: 5251321 (1993-10-01), Boothroyd et al.
IBM TDB, "Partial Byte Computations," vol. 17, No. 17, Dec. 1974, pp. 1931-1932.
The 11th Annual International Symposium on Computer Architecture, Jul. 1984, Michigan, "A High Performance Factoring Machine", Rudd et al, pp. 297-300.
IBM Technical Disclosure Bulletin, vol. 23, No. 9, pp. 4357-4360, Feb. 1981 "Double-Speed, Single-Precision Vector Register Organization Using Double-Port Chips".
IBM Technical Disclosure Bulletin, vol. 27, No. 11, pp. 6777-6778, Apr. 1985, "Technique for Halving Vector Load Times".
IBM Technical Disclosure Bulletin, vol. 31, No. 8, pp. 204-205, Jan. 1989, "Fastener Decimal Division".
IBM Technical Disclosure Bulletin, vol. 32, No. 3A, pp. 325-329, Aug. 1989, "Easy Biased Exponent Handling Via 2's Complement Arithmetic".

Affiliated with

Also associated with

Rating

Method and apparatus for processing packed data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for processing packed data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processing packed data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-961082