Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
1999-02-23
2002-10-15
Olms, Douglas (Department: 2661)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S395420, C370S395700
Reexamination Certificate
active
06466580
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to data communication systems, and more particularly, to a method and mechanism for processing high and low priority data packets to be transmitted by a communication switch.
BACKGROUND ART
A multiport communication switch may be provided in a data communication network to enable data communication between multiple network stations connected to various ports of the switch. A logical connection may be created between receive ports and transmit ports of the switch to forward received data packets, e.g., frame data, to appropriate destinations. Based on frame headers, a frame forwarding arrangement selectively transfers received frame data to a destination station.
Frame data received at a receive port of the communication switch are transferred to an external memory and subsequently retrieved and transmitted from a respective transmit port of the switch. Some frame data are assigned as high priority data and others are assigned as low priority data. Since all high priority frame data should be transmitted from a respective transmit port before any low priority frame data is transmitted from that port, there is a need to provide a mechanism to assure that this occurs.
DISCLOSURE OF THE INVENTION
The invention provides a novel arrangement for transmitting, from a respective transmit port of a multiport communication switch, all data packets which are of high priority before transmitting any data packet of low priority. The arrangement includes a multiport data communication system for switching data packets between ports and includes a plurality of receive ports for receiving data packets, a plurality of transmit ports for transmitting data packets, circuitry for deciding whether each received data packet is one of high priority and low priority, a memory storing each received data packet, and transferring circuitry transferring, from the memory to a respective transmit port, all data packets of high priority corresponding to the transmit port prior to transferring any data packet of low priority corresponding to the transmit port.
In one aspect of the invention, the transferring circuitry includes a transmit queue for each transmit port and all data packets of high priority are transferred from the memory and placed in the transmit queue for each transmit port prior to any data packet of low priority.
In another aspect of the invention, a memory location designator is provided for each data packet indicating where the corresponding data packet is stored in the memory and a plurality of queuing devices are provided corresponding to the plurality of transmit ports. Each queuing device has a high priority queue queuing memory location designators corresponding to data packets of high priority to be transmitting by the respective transmit port and a low priority queue queuing memory location designators corresponding to data packets of low priority to be transmitting by the respective transmit port.
In still another aspect of the invention, the transferring circuitry further includes logic circuitry corresponding to each transmit queue, the logic circuitry determining whether the low priority queue of a respective queuing device has a memory location designator for a data packet to be retrieved from the memory and sent to the corresponding transmit queue only when the high priority queue of said respective queuing device is empty of memory location designators.
The invention also provides a novel method of processing received data packets for transfer to the plurality of transmit ports of a multiport communication system having a plurality of receive ports for receiving data packets and a plurality of transmit ports for transmitting data packets. The method comprises, for each received data packet, deciding whether each received data packet is one of high priority and low priority, transferring the received data packets to a memory, and for each transmit port, transferring data packets from the memory to each transmit port which are of high priority prior to transferring any data packet from the memory to each transmit port which is of low priority.
The communication system has a plurality of queuing devices and a plurality of transmit queues each corresponding to the plurality of transmit ports, and each queuing device has a high priority queue and a low priority queue. The method further comprises transferring the received data packets to the memory at a location indicated by a memory location indicator, and based on a result of the deciding, storing each memory location indicator in one of the high priority queue and low priority queue corresponding to each transmit port, and for each respective transmit port, transferring from the memory to the corresponding transmit queue all data packets corresponding to memory location indicators in the high priority queue of the respective queuing device prior to transferring from the memory to the corresponding transmit queue any data packet corresponding to a memory location indicator in the low priority queue of the respective queuing device.
Various objects and features of the present invention will become more readily apparent to those skilled in the art from the following description of a specific embodiment thereof, especially when taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 5126999 (1992-06-01), Munter et al.
patent: 5515376 (1996-05-01), Murthy et al.
patent: 5535197 (1996-07-01), Cotton
patent: 5640389 (1997-06-01), Masaki et al.
patent: 5774453 (1998-06-01), Fukano et al.
patent: 5887134 (1999-03-01), Ebrahim
patent: 5944778 (1999-08-01), Takeuchi et al.
patent: 5956342 (1999-09-01), Manning et al.
patent: 6072772 (2000-06-01), Charny et al.
patent: 6094435 (2000-07-01), Hoffman et al.
patent: 6104700 (2000-08-01), Haddock et al.
patent: 6134217 (2000-10-01), Stiliadis et al.
patent: 6147969 (2000-11-01), Benmohamed et al.
patent: 6259699 (2001-07-01), Opalka et al.
patent: 6320864 (2001-11-01), Hebb et al.
patent: 6324165 (2001-11-01), Fan et al.
Advanced Micro Devices , Inc.
Olms Douglas
Sam Phirin
LandOfFree
Method and apparatus for processing high and low priority... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for processing high and low priority..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processing high and low priority... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2997280