Boots – shoes – and leggings
Patent
1990-09-28
1995-02-14
Coleman, Eric
Boots, shoes, and leggings
3642543, 3642549, 3642551, 364247, 364DIG1, 395800, G06F 1206
Patent
active
053903048
ABSTRACT:
A data processing device comprising a clock generator for producing pulses establishing instruction cycles, a memory accessible by assertion of addresses, an instruction decode and control unit, having an instruction register operative to hold a program instruction, operative to decode a program instruction providing control signals according to a pipeline organization to control the operations of the data processing device within each instruction cycle and to initiate a block sequence responsive to an instruction code representing a block instruction. A program sequencer circuit, having a program register to hold a program count corresponding to a program address, is operative to access the memory with the contents of the program register to obtain the program instruction corresponding to the program address. Further included is an arithmetic logic unit operative to perform an arithmetic operation on data received by the arithmetic unit and to combine the contents of the program register with a data field decoded from the block instruction by the instruction decode and control unit to generate a block end address, and a block handler unit, having a block start register operative to store the contents of the program register, is responsive to the control signals from the instruction decode and control unit to store the program address corresponding to the block start address to the block start register wherein the contents of the block start register correspond to a start address for a block of instructions to be executed. Other devices, systems and methods are also disclosed.
REFERENCES:
patent: 4439839 (1984-03-01), Kneib et al.
patent: 4513372 (1985-04-01), Ziegler
patent: 4577282 (1986-03-01), Caudel et al.
patent: 4583165 (1986-04-01), Rosenfeld
patent: 4646232 (1987-02-01), Chang et al.
patent: 4713748 (1987-12-01), Magar et al.
patent: 4769767 (1988-09-01), Hilbrink
patent: 4829475 (1989-05-01), Ward et al.
patent: 4864493 (1989-09-01), Kishi
patent: 4878190 (1989-10-01), Darley et al.
patent: 4912636 (1990-03-01), Magar et al.
patent: 4984213 (1991-01-01), Abdoo
patent: 5109498 (1992-04-01), Kamiya
patent: 5193169 (1993-03-01), Ishikawa
Second Generation TMS320 User's Guide, Texas Instruments, Copyright 1987, pp. 3.20, 3.21, 4.2, 4.3, 4.86 and 4.87.
Computer System Architecture by Morris Mano, Prentice-Hall 1982, 2nd Ed., pp. 308-311.
Leach Jerald G.
Simar Laurence R.
Coleman Eric
Donaldson Richard L.
Hollander James F.
Kesterson James C.
Texas Instruments Incorporated
LandOfFree
Method and apparatus for processing block instructions in a data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for processing block instructions in a data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processing block instructions in a data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-294768