Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing
Reexamination Certificate
2000-03-01
2003-06-24
Von Buhr, Maria N. (Department: 2125)
Data processing: generic control systems or specific application
Specific application, apparatus or process
Product assembly or manufacturing
C700S115000, C700S121000, C700S215000, C700S225000
Reexamination Certificate
active
06584371
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to a process control system that manages a plurality of semiconductor wafers as one lot, automatically issues instructions about process conditions to a fabrication facility (semiconductor fabrication apparatus) and further, collects measurement results, for example, from measuring instruments on-line. More particularly, the invention relates to a method and apparatus for process control of a semiconductor device fabrication line where input and correction of data for automatically setting levels (i.e., positions or priority levels) in a plurality of experimental steps are performed with ease.
2. Description of the Related Art
In a semiconductor device fabrication line, there has been adopted a process control system by which fabrication facilities are not specified for respective uses in fabrication of an “experimental device” (i.e., a prototype product) and in fabrication of a “mass fabrication device” (i.e., a product) in a fixed manner, but, instead, a fabrication schedule for an experimental device is incorporated in a fabrication schedule for a mass fabrication device, and thus, the fabrication facilities in a single line are flexibly shared for uses in fabrication of experimental devices and in fabrication of mass fabrication devices in a compatible manner (see, for example, JP-A 10-11108).
FIG. 1
is an illustration showing a conventional process management system of this kind in which mass fabrication devices and experimental devices are mixed. That is, a lot-base management host computer
1
is a host computer that performs management of wafers for each lot and manages process conditions for each lot, progress management for each lot, the correspondence between a carrier ID and a lot ID, and the correspondence between a slot ID and a wafer ID in each lot. Further, respective semiconductor device fabrication apparatuses
2
perform various processing such as etching, ion implantation, oxide film formation and others on wafers in a lot to be processed according to conditions provided from the lot-base management host computer.
In the case of a special operational step including an experimental device, wafers in a carrier are divided, such that a lot and a process condition are related in a one to one correspondence. In this case, a carrier in process is loaded into a semiconductor fabrication apparatus
2
. The semiconductor fabrication apparatus
2
inquires of the lot-base management host computer
1
about lot information using the loaded carrier ID as a key. The lot-base management host computer
1
transmits a process condition corresponding to the lot to the semiconductor fabrication apparatus
2
. The semiconductor fabrication apparatus
2
performs processing of wafers according to the instructed process conditions, thereby completing operations over the entire lot.
On the other hand, in the case where an operation step is “normal”, i.e., only associated with a mass fabrication device, a carrier in process is first loaded into a semiconductor fabrication apparatus
2
. The semiconductor fabrication apparatus
2
inquires of the lot-base management host computer
1
about lot information using a loaded carrier ID as a key. The lot-base management host computer
1
transmits process conditions corresponding to the lot to the semiconductor fabrication apparatus
2
. The semiconductor fabrication apparatus
2
performs processing of wafers according to the instructed process conditions, thereby completing operations over the entire lot.
Further,
FIG. 2
is a flow chart showing a conventional process control system. First, in a case where experimental steps with a plurality of levels (i.e., positions or priority levels) are included in one carrier (step S
1
), carriers are divided into groups with respective levels while confirming information from the lot-base management host computer
1
at a wafer sorter (step S
2
). That is, the wafers are rearranged into the carriers according to levels at the sorter based on data acquired from the lot-base management host computer
1
, wherein wafers are divided into the carriers with respective levels, related in a one carrier to one level correspondence (step S
3
). After such a rearrangement, carriers to be processed are loaded into the semiconductor fabrication apparatuses (step S
4
). Then, processing information is downloaded on the semiconductor fabrication apparatuses
2
from the lot-base management host computer
1
(step S
5
) and processing of wafers in the carriers are performed in the semiconductor fabrication apparatus (step S
6
). Such processing is performed on all the carriers into which wafers are rearranged according to levels (step S
7
). Thereafter, information from the lot-base management host computer
1
is confirmed at the wafer sorter, wafers in the carriers are integrated into the respective levels, and each group of the wafers thus integrated is placed in one carrier when the wafers have been processed in the same condition (step S
8
).
FIG. 3
shows a conventional “master” (i.e., a master table database or other file) for experimental levels. In the processing corresponding to the master illustrated, a set of steps a, b and c is repeated in sequential order a plurality of times in a serial manner. In a conventional system, a master of experimental levels for a wafer number and each step is prepared, the master of experimental levels is stored in the lot-base management host computer, and instructions are issued to semiconductor fabrication apparatuses based on the master for experimental levels.
However, in such a conventional technique, since a host computer has only performed management of wafers for each lot, the host computer has not been able to issue a complicated process condition as instructions. Further, when there is a plurality of process conditions within one lot, the conventional technique has problematically had poor efficiency in aspects of lost productivity, time and transportation, since one lot has to be divided into groups of wafers according to process conditions, such that one condition corresponds to one lot.
The conventional technique has had further problems:
As shown in
FIG. 3
, in a conventional system, since process conditions for each wafer and specification data for measurement are dispersed over respective steps, the relationship between steps cannot be integrally grasped for each wafer. Therefore, since set data for a plurality of steps constituting an experiment cannot be displayed for each wafer, there arises a necessity to enter level data into respective steps, which not only makes grasping an overview of an experiment hard, but also makes entering data burdensome. Besides, since a comprehensive level that plays an auxiliary role in viewing the overview cannot be automatically calculated, input errors may be generated.
SUMMARY OF THE INVENTION
An object of the invention is to provide a method and apparatus for process control of a semiconductor device fabrication line by means of which experimental levels in a plurality of steps can be viewed at a given time, a process condition can be displayed for each wafer, and setting and management of experimental level data are performed with ease.
A first process control method for a semiconductor device fabrication line according to the present invention is a method for managing fabrication in a semiconductor fabrication line, using a lot-base management host computer that performs management for each lot by managing a process condition for each lot, a correspondence between a carrier ID and a lot ID, and a correspondence between a slot ID and a wafer ID in each lot; a wafer-base management host computer that performs management for each wafer in a lot by managing a process condition corresponding to a wafer number in a lot; and a converted condition instructing section that transmits data acquired from the lot-base management host computer and the wafer-base management host computer to a semiconductor fabrication apparatus. Said method compr
Orimoto Junji
Sada Toshihiro
Hayes & Soloway P.C.
Jarrett Ryan
NEC Electronics Corporation
Von Buhr Maria N.
LandOfFree
Method and apparatus for process control of semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for process control of semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for process control of semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3122393