Method and apparatus for priority level queueing in processing A

Details Method and apparatus for priority level queueing in processing A Method and apparatus for priority level queueing in processing A

1995-11-01

1998-06-16

Swann, Tod R.

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

370236, H04J 322

Patent

active

057682739

ABSTRACT:
An ATM switch includes one or more adapters having input ports and/or output ports and a switching fabric for switching Asynchronous Transfer Mode (ATM) cells received at the input ports to the output ports. To maintain switch throughput, cells are categorized either as real time (high priority) or non-real time (lower priority) cells. High priority cells are processed using a first set of cell processing logic at a rate at least equal to the rate at which the cells are received on the input ports. Lower priority cells are processed using a second set of cell processing logic only when no high priority cells are being processed.

REFERENCES:
patent: 5126999 (1992-06-01), Munter
patent: 5144619 (1992-09-01), Munter
patent: 5278828 (1994-01-01), Chao
patent: 5394397 (1995-02-01), Yanagi et al.
patent: 5541926 (1996-07-01), Saito
patent: 5577035 (1996-11-01), Hayter
European Search Report.

Affiliated with

Also associated with

Rating

Method and apparatus for priority level queueing in processing A does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for priority level queueing in processing A, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for priority level queueing in processing A will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1734729