Static information storage and retrieval – Addressing – Sync/clocking
Patent
1997-05-13
1998-10-20
Nelms, David C.
Static information storage and retrieval
Addressing
Sync/clocking
365191, 36523003, G11C 800
Patent
active
058257152
ABSTRACT:
In a memory device, a write operation only to a desired memory location may be performed by recognizing an address transition and preventing a memory write to an undesired memory location in response thereto. The memory write to the undesired memory location may be prevented by blocking the memory write using an address transition detection (ATD) signal. This may include decoupling a bitline (e.g., using a passgate transistor) from a data signal in response to the ATD signal. Alternatively, the memory write may be prevented by pulsing an ATD signal to delay the memory write to the undesired memory location and then deasserting a data write signal to block the memory write. In one embodiment, a circuit which includes a memory cell and an isolation circuit coupled to the memory cell is provided. The isolation circuit may be configured to prevent a memory write to the memory cell in response to an ATD signal. By using the width of an ATD pulse to block the writing of an undesired memory location, the present invention provides improved address setup (t.sub.SA) and address hold (t.sub.HA) margins compared to solutions of the past. Preferably, the invention is implemented in a data write bus to bitline interface using passgate transistors to control access to a pair of bitlines by a data write bus. Alternatively, the invention may be implemented by combining an internal write signal with an ATD pulse in a data write bus driver within the memory device.
REFERENCES:
patent: 4099265 (1978-07-01), Abe
patent: 4161040 (1979-07-01), Satoh
patent: 4338679 (1982-07-01), O'Toole
patent: 4355377 (1982-10-01), Sud et al.
patent: 5434824 (1995-07-01), Matsuzaki
patent: 5515323 (1996-05-01), Yamazaki et al.
patent: 5519666 (1996-05-01), McAdams
patent: 5548560 (1996-08-01), Stepphens, Jr. et al.
patent: 5566129 (1996-10-01), Nakashima et al.
patent: 5594691 (1997-01-01), Bashir
patent: 5602795 (1997-02-01), Sandhu
patent: 5617350 (1997-04-01), Roohparvar
patent: 5654936 (1997-08-01), Cho
Karl L. Wang et al., "A 21-ns 32K.times.8 CMOS Static RAM with a Selectively Pumped p-Well Array", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, pp. 704-711, (Oct. 1987).
Larry F. Childs and Ryan T. Hirose, "An 18 ns 4K.times.4 CMOS SRAM", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, pp. 545-551, (Oct. 1984).
Katsuro Sasaki et al., "A 15-ns 1-Mbit CMOS SRAM", IEEE Journal of Solid-State Circuits, vol. SC-23, No. 5, pp. 1067, 1069-1072, (Oct. 1988).
Takayasu Sakurai et al., "A Low Power 46 ns 256 kbit CMOS Static RAM with Dynamic Double Word Line", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, pp. 578-585, (Oct. 1984).
Cheng-Wei Chen et al., "A Fast 32K.times.8 CMOS Static RAM with Address Transition Detection", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, pp. 533-537, (Aug. 1987).
Cypress Semiconductor Corp.
Nelms David C.
Nguyen Hien
LandOfFree
Method and apparatus for preventing write operations in a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for preventing write operations in a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preventing write operations in a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-252795