Multiplex communications – Channel assignment techniques – Using time slots
Reexamination Certificate
2004-08-25
2010-06-08
Moe, Aung S (Department: 2474)
Multiplex communications
Channel assignment techniques
Using time slots
C370S239000
Reexamination Certificate
active
07733898
ABSTRACT:
A method and apparatus for preventing starvation in a slotted-ring network. Embodiments may include a ring interconnect to transmit bits, with one of the bits being a slot reservation bit, and nodes coupled to the ring interconnect, with each node comprising a starvation detection element and a slot reservation element to reserve a slot for future use. In further embodiments, each node may also comprise a slot tracking element to track the location of the slot reserved by that node.
REFERENCES:
patent: 5465250 (1995-11-01), Brief
patent: 5631906 (1997-05-01), Liu
patent: 5841444 (1998-11-01), Mun et al.
patent: 5878265 (1999-03-01), Hartmann
patent: 6848009 (2005-01-01), Pascolini
patent: 2002/0199089 (2002-12-01), Burns et al.
“Foundation of Digital Logic Design,” Gideon Langholz, Abraham Kandel, Joe L. Mott, Aug. 1998, p. 519, ISBN-13: 9789810231101.
Georgiadis et al, “Throughput Properties of Fair Policies in Ring Networks”,IEEE/ACM Transactions on Networking, pp. 718-728, vol. 1, No. 6, Dec. 1993.
Related application, U.S. Appl. No. 10/855,483, filed May 28, 2004, “Method and Apparatus for Synchronous Unbuffered Flow Control of Packets on a Ring Interconnect” and postcard receipt with Serial No.
Related application, U.S. Appl. No. 10/855,509, filed May 28, 2004, “Multiprocessor Chip Having Bidirectional Ring Treatment” and the Filing Receipt.
Related application, U.S. Appl. No. 10/855,355, filed May 28, 2004, “Flow Control Method and Apparatus for Single Packet Arrival on a Bidirectional Ring Interconnect” and the Filing Receipt.
Luiz Andre Barroso, et al., Impact of Chip-Level Integration on Performance of OLTP Workloads, Sixth International Symposium on High-Performance Computer Architecture (HPCA), Jan. 2000.
Luiz Andre Barroso, et al., Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing, In Proceedings of the 27th Annual International Symposium on Computer Architecture, Jun. 2000.
Motorola Architecture Guide C-5e/C-3e Network Processor Silicon Revision B0, Chapter 8: Internal Buses, Copyright 2003 Motorola, Inc.
Choi Yungho
Chrysos George Z.
Mattina Matthew
Intel Corporation
Kenyon & Kenyon LLP
Moe Aung S
Pasia Redentor M
LandOfFree
Method and apparatus for preventing starvation in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for preventing starvation in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preventing starvation in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4249799