Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1995-11-22
1997-07-22
Saadat, Mahshid D.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257727, H01L 2348, H01L 2352, H01L 2940
Patent
active
056506660
ABSTRACT:
An anchor structure placed in an open field in corner areas of the semiconductor die and along die edges for preventing cracks in the die. In the corner areas, the anchor structure is placed perpendicular to a resultant vector force, which is approximately at a 45.degree. angle to an imaginary horizontal line passing through the die. This perpendicular placement of the anchor structure more uniformly distributes the stresses along the anchor preventing corner cracks in the die. Along the die edges, the anchor structures are placed approximately perpendicular to the resultant vector forces that impinge the die edges.
REFERENCES:
patent: 4926234 (1990-05-01), Katoh
patent: 5468996 (1995-11-01), Chan et al.
Integrated Circuit Engineering Corporation, Construction Analysis, "Altera EPM7256EQC160-20 EPLD", Scottsdale, AZ., Report No.: SCA9512-443, pp. 1-3, Fig. 7.
TI Technical Journal, May-Jun. 1988 Issue, pp. 96-108, article entitled, "Shear Stress Damage to Chips: A Design Solution", authored by Paul Nixon and Darvin Edwards.
Hartranft Marc
Zicolello Pat
Clark S. V.
Cypress Semiconductor Corp.
Saadat Mahshid D.
LandOfFree
Method and apparatus for preventing cracks in semiconductor die does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for preventing cracks in semiconductor die, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preventing cracks in semiconductor die will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1561734