Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2006-06-20
2006-06-20
Zhen, Wei Y. (Department: 2191)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
Reexamination Certificate
active
07065750
ABSTRACT:
Precise exceptions handling in the optimized binary translated code is achieved by transitioning execution to the non-optimized step-by-step foreign code execution means in accordance with one of the several coherent foreign states designated during the optimized translation of the foreign code. A method to improve the operation by avoiding complete foreign state updates in the optimized code, an apparatus to track the switching between the states and a method to recompute the complete foreign state in accordance to the current state identification, execution context and additional documentation provided during the translation time are proposed.
REFERENCES:
patent: 5537559 (1996-07-01), Kane et al.
patent: 5566298 (1996-10-01), Boggs et al.
patent: 5594905 (1997-01-01), Mital
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5930509 (1999-07-01), Yates et al.
patent: 5958061 (1999-09-01), Kelly et al.
patent: 6105124 (2000-08-01), Farber et al.
patent: 6247172 (2001-06-01), Dunn et al.
patent: 6341324 (2002-01-01), Caulk et al.
Chernoff, A, Herdeg, M, Hookway, R, Reeve, C, Rubin, N, Tye, T, Bharadwaj, Ya S, Yates, J. “FX!32 a profile-directed binary translator”, Mar./Apr. 1998, IEEE Micro, p. 56-64, retrieved from IEEE Jul. 7, 2004.
Cmelik, Bob, Keppel, David, “Shade: a fast instruction-set simulator for execution profiling”, Sigmetrics May 1994, p. 128-137, retireved from ACM Jul. 7, 2004.
Gschwind, M, Ebcioglu, K, Altman, E, Sathaye, S, “Binary Translation and Architecture Convergence Issues for IBM System/390”, IBM T.J. Watson Research Center, 1999, p. 1-12, <URL: http://www.research.ibm.com/vliw/Pdf/ics00.pdf>, retrieved Jul. 7, 2004.
Moon, S.M., Chung, H.M.,Park, J., Shim, S.M., Ahn, J.W., “SPARC-based VLIW testbed”, IEE Proc.-Comput. Dikgit Tech, vol. 145, No. 3, May 1998, p. 215-224, retrieved from IEEE Jul. 7, 2004.
Sites, Richard L., et al., “Binary Translation,” Communications of the ACM, Feb. 1993, vol. 36, No. 2, pp. 69-81.
Dobberpuhl, Daniel, et al., “Design of EV-4,” Communications of the ACM, Feb. 1993, vol. 36, No. 2, p. 82. (one-page—stapled to back of Cite AD above).
Diefendorff, Keith, “The Russians are Coming—Supercomputer Maker Elbrus Seeks to Join x86/1A-64 Melee,” Microprocessor Report, Feb. 15, 1999, vol. 13, No. 2, pp. 1-7.
Silberman, Gabriel M., et al., “An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures,” Computer, Jun. 1993, vol. 26, No. 6, pp. 39-56.
Rivest, Ronald L., “The MD5 Message-Digest Algorithm,” Memo, Network Working Group, MIT Laboratory for Computer Science and RSA Data Security, Inc., Apr. 1992, 21 pages.
Babaian Boris A.
Gushchin Vladimir M.
Rozhkov Sergey A.
Yakushev Andrew V.
Elbrus International
Steelman Mary
Zhen Wei Y.
LandOfFree
Method and apparatus for preserving precise exceptions in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for preserving precise exceptions in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preserving precise exceptions in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3648132