Method and apparatus for preparing in-circuit test vectors

Details Method and apparatus for preparing in-circuit test vectors Method and apparatus for preparing in-circuit test vectors

1993-03-29

1997-01-21

Ramirez, Ellis B.

Excavating

364579, G01R 3128

Patent

active

055965873

ABSTRACT:
Method and apparatus for preparing sequences of test vectors to test for proper assembly of complex custom IC's onto printed circuit boards. The method, operating with appropriate apparatus for driving and sensing pins of a sample IC, automatically prepares an in-circuit test vector sequence, starting with only rudimentary information about the pins of the IC and no information at all about the functions or internal structure of the IC. The method makes use of goal-seeking and minimization procedures. The goal-seeking procedure constructs vector sequences from pseudorandom numbers until it finds a sequence which effectively and stably attains a set of pin fault coverage goals stated by the human operator. The minimization procedure then shortens the sequence, discarding excess vectors and keeping only those which efficiently contribute to the attainment of the pin fault coverage goal. The human operator may suggest sets of goals and starting sets of vectors, and may define clock events and data exchange cycles of multiple vectors in order to give the process a head start. The vectors are translated into a form suitable for incorporation into the programs of popular in-circuit ATE.

REFERENCES:
patent: 4066882 (1978-01-01), Esposito
patent: 4176780 (1979-12-01), Sacher et al.
patent: 4433414 (1984-02-01), Carey
patent: 4534028 (1985-08-01), Trischler
patent: 4556840 (1985-12-01), Russell
patent: 4646299 (1987-02-01), Schinabeck
patent: 4672307 (1987-06-01), Breuer
patent: 4688223 (1987-08-01), Motika et al.
patent: 4907230 (1990-03-01), Heller et al.
patent: 5004978 (1991-04-01), Morris, Jr. et al.
patent: 5111459 (1992-05-01), DeVigne
patent: 5258986 (1993-11-01), Zerbe
patent: 5297151 (1994-03-01), Gruetzner et al.
Saab et al., "CRIS: A Test Cultivation Program for Sequential VLSI Circuits," 1992 IEEE/ACM International Conference on Computer-Aided Design, Santa Clara, CA, pp. 216-219.
Giraldi & Bushnell, "EST: The New Frontier in Automatic Test-Pattern Generation," IEEE, 667-672, 1990.
Manual History, "Z1800-Series Programmer's Guidebook," Special and Advanced Applications, 7-35-7-73, 1992.
Wirbel, "Startup claims ASIC test coup," Electronic Engineering Times, Issue 588, Apr. 30, 1990.
Cosley, "Strategies and tools for generating test vectors differ for design and production test," Personal Engineering & Instrumentation News, 53-58, Aug. 1990.
Jack Shandle, "Testing ICs to the Max," Electronics, 39-40, May 1990.
M. D. Durand, "Accuracy vs. Speed in Placement," IEEE Design & Test of Computers, 8-34, Jun. 1989.
Saluja and Kim, "Improved Test Generation for High-Activity Circuits", IEEE Design & Test of Computers, 26-31, Aug. 1990.
Bassett, et al., "Low-Cost Testing of High-Density Logic Components", IEEE Design & Test of Computers, 15-28, Apr. 1990.
Abramovici, et al., "Digital Systems Testing and Testable Design", Computer Science Press, 181-342.
Chen, et al., "Checkpoints in Irredundant Two-Level Combinational Circuits", Journal of Electronic Testing: Theory and Applications, 2:395-397, 1991.
Chatterjee and Abraham, "Test Generation, Design-for-Testability and Built-In Self-Test for Arithmetic Units Based on Graph Labeling", Journal of Electronic Testing: Theory and Applications, 2:351-372, 1991.
Markowsky, "Bounding Fault Detection Probabilities in Combinational Circuits", Journal of Electronic Testing, Theory and Applications, 2:315-323, 1991.
Reppen and Aas, "Combined Probabilistic Testability Calculation and Compact Test Generation for PLAs", Journal of Electronic Testing: Theory and Applications, 2:215-227, 1991.
Giraldi and Bushnell, "Search State Equivalence for Redundancy Identification and Test Generation," IEEE, International Test Conference 1991.

Affiliated with

Also associated with

Rating

Method and apparatus for preparing in-circuit test vectors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for preparing in-circuit test vectors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for preparing in-circuit test vectors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2330177