Image analysis – Applications – Manufacturing or product inspection
Reexamination Certificate
2000-03-09
2004-03-16
Boudreau, Leo (Department: 2721)
Image analysis
Applications
Manufacturing or product inspection
C382S145000, C382S147000
Reexamination Certificate
active
06707936
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates in general to semiconductor wafer fabrication and, more particularly, to a method for predicting how many operable devices will be obtained from a given semiconductor wafer in light of defects therein.
BACKGROUND OF THE INVENTION
As electronic systems have continued to grow in importance in modern society, the need for effective fabrication of the semiconductor devices underlying the electronic systems has also grown. The increased need for semiconductor fabrication abilities has also increased the requirements for monitoring the fabrication process. In this regard, as the level of integration increases, the size of the semiconductor devices decreases. As a result, a defect of a given size has an increasingly greater potential for causing a potential failure of a device, such as a short or an interruption of electrical continuity. Consequently, it is important to have information about how many semiconductor devices on a given semiconductor wafer will have to be scrapped because they are inoperable, due to defects introduced in the manufacturing process.
One traditional method of measuring device yields from fabricated semiconductor wafers has involved generating a histogram based on production inspection of the wafers. The histograms show the number of defects on the wafer for each of several defect size ranges. Probability of failure information is estimated based on the design of the devices on the wafer, and a graph curve of this probability of failure information is manually overlaid on the histogram. The histogram with the overlaid probability of failure information are used to estimate a device yield rate for a wafer embodying a particular device design. One of the problems with this known technique is that the number of predicted failures for a given design may be overstated, due to defects being counted multiple times, for example where each layer is inspected after its fabrication and a single defect in one layer is picked up by inspections for that layer and other layers. In addition, this known technique evaluates failure only at the wafer level, and makes no device specific inquiries.
SUMMARY OF THE INVENTION
From the foregoing, it may be appreciated that a need has arisen for a method and apparatus for accurately predicting how many operable devices will be obtained from a given semiconductor wafer in light of defects therein.
According to the present invention, a method and apparatus are provided to address this need and involve using design information to generate further information which defines a probability of failure as a function of a defect characteristic for potential defects, and inspecting a part fabricated according to the design information to identify defects therein and at least one characteristic of each defect. The method and apparatus further involve generating a list of defect characteristics which each correspond to a respective defect detected in the part in the inspecting step, using each defect characteristic in the list to determine from the further information a respective corresponding defect failure probability, and combining the defect failure probabilities to determine a survival probability.
REFERENCES:
patent: 4776023 (1988-10-01), Hamada et al.
patent: 5475695 (1995-12-01), Caywood et al.
patent: 5754432 (1998-05-01), Komatsuzaki et al.
patent: 5828778 (1998-10-01), Hagi et al.
patent: 5991699 (1999-11-01), Kulkarni et al.
patent: 6047083 (2000-04-01), Mizuno
Cunningham J.A. (“The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing”, IEEE Transactions on Semiconductor Manufacturing, vol. 3, No. 2, May 1990, pp.: 60-71).*
Cunningham S.P. (“Semiconductor Yield Improvement Results and Best Practices”, IEEE Transactions on Semiconductor Manufacturing, vol. 8, No. 2, May 1995, pp.: 103-109).*
Shahsavari et al. (“IC Yield Modeling and Statistical Circuit Simulation”, Southcon/94 Conference Record, Mar. 1994, pp.: 594-598).
James Steven M.
Powell, Jr. Thomas K.
Winter Thomas W.
Boudreau Leo
Brady III Wade James
Dang Duy M.
Tung Yingsheng
LandOfFree
Method and apparatus for predicting device yield from a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for predicting device yield from a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for predicting device yield from a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3260154