Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Phase shift by less than period of input
Reexamination Certificate
2002-03-29
2003-11-18
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Phase shift by less than period of input
C327S270000, C327S272000
Reexamination Certificate
active
06650159
ABSTRACT:
BACKGROUND
1. Field
An embodiment of the present invention relates to the field of high frequency integrated circuits and, more particularly, to signal interpolation.
2. Discussion of Related Art
There are a variety of applications that may benefit from the use of a signal interpolator or other circuitry that provides phase-stepped signal edges. One such application is integrated circuit device testing.
For example, to reduce test costs associated with high frequency chip interfaces, a self-test technique referred to as I/O loopback may be used to test I/O timings. In an exemplary I/O loopback testing approach, the ability of an input buffer to correctly latch data driven by an output buffer on the same chip is measured while the timing of associated signals is adjusted to determine the passing range for the I/O buffer. An example of an I/O loopback testing approach is described in U.S. Pat. No. 5,621,739 to Sine et al. assigned to the assignee of the present invention.
To perform I/O loopback testing, it is desirable to be able to generate half-quadrature clock phases for accurate timing measurements. If the clock signals used to perform the I/O self-test are adversely affected by process, voltage and/or temperature variations, clock jitter or other factors, testing of the I/O circuitry may be inaccurate. Inaccurate testing may result in false failures or false passes of the test, either of which may be costly to the manufacturer, the system supplier or the end user.
As a balancing factor, the circuitry that provides the variable signals used to perform such testing may not be useful during normal operation of the integrated circuit. Thus, while it is desirable to have a high level of accuracy in producing signals used for testing, it is also desirable to keep the circuit real estate and development costs relatively small.
REFERENCES:
patent: 5489864 (1996-02-01), Ashuri
patent: 5621739 (1997-04-01), Sine et al.
patent: 6121808 (2000-09-01), Gaudet
patent: 6348826 (2002-02-01), Mooney et al.
patent: 2001/0045853 (2001-11-01), Saeki
John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, 1996 IEEE, pp. 1723-1732.
Muljono Harry
Wang Eddie
Callahan Timothy P.
Faatz Cynthia T.
Intel Corporation
Nguyen Linh
LandOfFree
Method and apparatus for precise signal interpolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for precise signal interpolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for precise signal interpolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3167946