Data processing: generic control systems or specific application – Specific application – apparatus or process – Electrical power generation or distribution system
Reexamination Certificate
2006-10-30
2009-06-23
Bahta, Kidest (Department: 2123)
Data processing: generic control systems or specific application
Specific application, apparatus or process
Electrical power generation or distribution system
C700S286000
Reexamination Certificate
active
07551985
ABSTRACT:
Method and apparatus for finding an assignment of voltages to all power domains of an integrated circuit such that the power consumption of an integrated circuit design is minimized and timing requirements (signal propagation delay or slack) are met. This is done by modeling both internal and external signal paths in an integrated circuit which has a number of power domains. The relationship between slack and voltage for the external and internal signal propagation paths is modeled, typically as a linear approximation. The integrated circuit design is then abstracted to a simplified form in terms of power domain relations and a model is created and solved iteratively using, e.g., linear programming, of different voltage levels for each power domain and including the slack values and their relationship between the changes in voltage and slack, for both the internal and external paths.
REFERENCES:
patent: 5473545 (1995-12-01), Schausten
patent: 5754435 (1998-05-01), Sato
patent: 5764532 (1998-06-01), Patel
patent: 6779163 (2004-08-01), Bednar et al.
patent: 6820240 (2004-11-01), Bednar et al.
patent: 6883152 (2005-04-01), Bednar et al.
patent: 7000214 (2006-02-01), Iadanza et al.
patent: 7111266 (2006-09-01), Correale et al.
patent: 7243312 (2007-07-01), Lysaght et al.
patent: 2002/0059553 (2002-05-01), Eng
patent: 2005/0108667 (2005-05-01), Iadanza et al.
patent: 2005/0192787 (2005-09-01), Kuwahara et al.
patent: 2006/0125470 (2006-06-01), Chen et al.
patent: 2006/0190755 (2006-08-01), Kim
patent: 2008/0176525 (2008-07-01), Agazzi et al.
patent: WO-2005/125012 (2005-12-01), None
Girard et al., Technique for Reducing Power Consumption, Mar. 13, 1997, Electronic Letter p. 485-486.
Alcantara et al., Methodology For Dynamic Power Consumption Estimation using VHDL description, 2002, IEEE, no page numbers.
Bhunia, S. et al. (Mar. 2005). “Low-Power Scan Design Using First-Level Supply Gating,”IEEE Transactions on Very Large Scale Integration(VLSI)Systems13(3):384-395.
Bonhomme, Y. et al. (Jul. 9-11, 2001). “A Gated Clock Scheme for Low Power Scan-Based BIST,”IEEE Proceedings Seventh International On-Line Testing Workshop: Giardini Naxos, Taormina, Italy, pp. 87-89.
Hatami, S. et al. (May 23-26, 2005). “A Low-Power Scan-Path Architecture,”IEEE Conference Proceedings International Symposium on Circuits and Systems(ISCAS), at International Conference Center: Kobe, Japan, pp. 5278-5281.
Wu, Huaizhi et al. (Nov. 6-10, 2006). “Post-Placement Voltage Island Generation Under Performance Requirement,”ICCAS-2005, atInternational Conference on Computer Aided Design: DoubleTree Hotel, San Jose, CA, pp. 309-316.
Wu, Huaizhi et al. (Jul. 24-28, 2006). “Timing-Constrained and Voltage-Island-Aware Voltage Assignment,”Proceedings 2006, Design Automation Conference, at The Moscone Center: San Francisco, CA, pp. 429-432.
Yoshida, T. et al. (Nov. 18-20, 2002). “MD-SCAN Method for Low Power Scan Testing,”Proceedings of the 11thAsian Test Symposium: Guam, USA, 6 pages.
Chen Pinhong
Gosti Wilsin
Bahta Kidest
Cadence Design Systems Inc.
Duane Morris LLP
Durant Stephen C.
LandOfFree
Method and apparatus for power consumption optimization for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for power consumption optimization for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for power consumption optimization for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4097974