Method and apparatus for post-packaging testing of one-time prog

Details Method and apparatus for post-packaging testing of one-time prog Method and apparatus for post-packaging testing of one-time prog

1988-11-28

1990-02-20

Atkinson, Charles E.

Excavating

365201, G01R 3128, G11C 2900

Patent

active

049032658

ABSTRACT:
A method and apparatus for post-packaging testing of one-time programmable memories provided means for assuring that each cell of the memory will appear to a customer to be erased and that it is capable of being programmed. The preferred embodiment of the invention is a microcomputer including one-time programmable memory, but the invention also includes memory-only devices. Marginal reading method and apparatus provide for detecting the threshold voltage of memory cells below the level at which the cell appears to the customer to be erased and marginal programming method and apparatus provide for slightly increasing the threshold voltage of cells in order to ensure their programmability.

REFERENCES:
patent: 4418403 (1983-11-01), O'Toole et al.
patent: 4553225 (1985-11-01), Ohe
patent: 4612630 (1986-09-01), Rosier
patent: 4718042 (1988-01-01), Moll et al.
patent: 4779272 (1988-10-01), Kohda et al.
patent: 4802166 (1989-01-01), Casagrande et al.

Affiliated with

Also associated with

Rating

Method and apparatus for post-packaging testing of one-time prog does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for post-packaging testing of one-time prog, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for post-packaging testing of one-time prog will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1621879