Method and apparatus for placing an integrated circuit into...

Details Method and apparatus for placing an integrated circuit into... Method and apparatus for placing an integrated circuit into...

2006-04-25

2006-04-25

Hoff, Marc S. (Department: 2857)

Data processing: measuring, calibrating, or testing

Testing system

Of circuit

C714S030000

Reexamination Certificate

active

07035753

ABSTRACT:
An integrated circuit having a signal bus carrying address signals includes mode selection means. The mode selection means has a default state and a non-default state. The integrated circuit is placed into a default and generic mode of operation when the mode selection means is in the default state. An address signal applied to the integrated circuit is interpreted as a specific mode of operation when the integrated circuit is in the default and generic mode of operation. The mode selection means when in the non-default state precludes placement of the integrated circuit into the default and generic mode of operation.

REFERENCES:
patent: 5410654 (1995-04-01), Foster et al.
patent: 5483638 (1996-01-01), Katsuta
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5557558 (1996-09-01), Daito
patent: 5926159 (1999-07-01), Matsuzaki et al.
patent: 2003/0145250 (2003-07-01), Chin

Affiliated with

Also associated with

Rating

Method and apparatus for placing an integrated circuit into... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for placing an integrated circuit into..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for placing an integrated circuit into... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3609666