Method and apparatus for phase-aligned multiple frequency synthe

Details Method and apparatus for phase-aligned multiple frequency synthe Method and apparatus for phase-aligned multiple frequency synthe

1994-08-05

1995-09-12

Tse, Young

Pulse or digital communications

Synchronizers

Network synchronizing more than two stations

375371, 3701053, 327145, H04L 700

Patent

active

054504589

ABSTRACT:
Data transfer between subsystems of an information handling system employing a multiple subsystem clock environment architecture, or between multiple information handling systems operating with different clock frequencies, is synchronized using a timing aligned multiple frequency synthesizer with a synchronization window decoder. A frequency generation circuit in circuit communication with a data synchronization circuit functions to produce a synchronized timing signal(s) to permit a central processing unit operating in one subsystem clock environment to function with a peripheral subsystem(s), such as a memory controller, operating in a different subsystem clock environment, or permits information handling systems operating with different clock frequencies to function with one another. Data transfer synchronization delays are reduced and mean-time-to-failure of signal synchronization accuracy is increased by eliminating metastability effects from the synchronization circuitry.

REFERENCES:
patent: 4563657 (1986-01-01), Qureshi et al.
patent: 4672299 (1987-06-01), Grimes et al.
patent: 4692932 (1987-09-01), Denhez et al.
patent: 4716578 (1987-12-01), Wight
patent: 4756011 (1988-07-01), Cordell
patent: 4843617 (1989-06-01), Marshall et al.
patent: 5006979 (1991-04-01), Yoshie et al.
patent: 5084681 (1992-01-01), Kovalick et al.
patent: 5101417 (1992-03-01), Richley et al.
patent: 5115455 (1992-05-01), Samaras et al.
patent: 5126690 (1992-06-01), Bui et al.
patent: 5146585 (1992-09-01), Smith, III
patent: 5157341 (1992-10-01), Fobbester et al.
patent: 5197086 (1993-03-01), Jackson et al.
"Phase Locked Oscillator Compensation Circuit", Gindi. Technical Disclosure Bulletin, Dec., 1973 at p. 2142.
"Compatible Clocking Circuit for Different Microprocessors used in Personal Computer Systems", Holness. Technical Disclosure Bulletin, Mar., 1992, at pp. 86-89.
Gazelle spec. sheet re GA111OE-Multi-Phase Clock Generator Low-Skew TTL Clock Buffer Sep. 1989.
TQS Computing and Networking spec. sheet re GA1086-Ultra Low-Skew, 10-Output Clock Buffer May 1970.

Affiliated with

Also associated with

Rating

Method and apparatus for phase-aligned multiple frequency synthe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for phase-aligned multiple frequency synthe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for phase-aligned multiple frequency synthe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-411948