Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1997-08-04
2000-03-28
Follansbee, John A.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708497, 708513, G06F 738
Patent
active
060443928
ABSTRACT:
A method and apparatus for performing rounding in a data processor (10). In one embodiment, two instructions are used to implement a procedure for rounding operands of finite but arbitrary precision. A first instruction "rndp" performs a preliminary rounding operation by analyzing bits which are less significant than the rounding point and updating the values of the round (RND) and sticky (STK) status bits (70, 71) in a defined manner. A second instruction "rnd" performs the rounding of the most significant portion of the operand, using the contents of the RND and STK status bits (70, 71) as determined by the one or more iterations of the "rndp" instruction. By appropriate use of these two instructions, and additional add-with-carry operations, an operand of any length may be rounded at an arbitrary point using a data processor (10) with fixed width registers (40) and a fixed width ALU (30).
REFERENCES:
patent: 622650 (1899-04-01), Littlefield
patent: 4075704 (1978-02-01), O'Leary
patent: 5208770 (1993-05-01), Ito
patent: 5495434 (1996-02-01), Taniguchi
patent: 5598571 (1997-01-01), Gallup et al.
patent: 5623435 (1997-04-01), Takewa et al.
Motorola Literature Dist., DSP56000/DSP56001 Digital Signal Processor User's Manual, Rev. 2, 4.2 Data Representation and Rounding, pp. 4-8 to 4-11.
Motorola Literature Dist., DSP56000/DSP56001 Digital Signal Processor User's Manual, 6.4.2.9 Scaling Mode (Bits 10 and 11), p. 6-11.
Motorola Literature Dist., DSP56300 24-Bit Digital Signal Processor Family Manual, 3.2.2 Rounding Modes, pp. 3-8 to 3-10.
Motorola Literature Dist., Motorola's High Performance DSP Tech., DSP56800 Family Manual, 3.5 Rounding, pp. 3-37 to 3-41.
Motorola Literature Dist., Motorola's High Performance DSP Tech., DSP56800 Family Manual, MACR Multiply -Accumulate and Round, pp. A-119 to A-120.
Motorola Literature Dist., Motorola's High Performance DSP Tech., DSP56800 Family Manual, MPYR Signed Multiply and Round, pp. A-144 to A-145.
Motorola Literature Dist., Motorola's High Performance DSP Tech., DSP56800 Family Manual, RND Round Accumulator, pp. A-168 to A 169.
Motorola Literature Dist., Motorola PowerPC 603 RISC Microprocessor User's Manual, 3.1.5 Rounding, pp. 3-10 to 3-17.
Anderson William Carroll
Tomazin Thomas Joseph
Follansbee John A.
Hill Susan C.
Motorola Inc.
LandOfFree
Method and apparatus for performing rounding in a data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing rounding in a data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing rounding in a data processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1335073