Method and apparatus for performing high-precision multiply-add

Details Method and apparatus for performing high-precision multiply-add Method and apparatus for performing high-precision multiply-add

1997-01-13

1999-03-09

Sheikh, Ayaz R.

Boots, shoes, and leggings

36473602, 36474805, 36474803, G06F 738, G06F 700

Patent

active

058809848

ABSTRACT:
A floating point arithmetic unit for performing independent multiply and add operations in the execution of a multiply-add instruction AC+B on three operands A, B, and C of p-bit precision includes a multiplier unit, a sticky collect unit, an adder unit, and a rounding unit. In addition, a risk condition detection unit provides detection of a risk condition corresponding to an occurrence of an imprecise resultant quantity prior to being rounded by the rounding unit. Upon detection of a risk condition, a trap is triggered and an extended sequence implementation unit carries out an extended multiply-add sequence and provides a multiply-add output having infinite precision prior to a final rounding. A floating point arithmetic method for performing independent multiply and add operations in the execution of a multiply-add instruction AC+B on three operands A, B, and C of p-bit precision is disclosed also.

REFERENCES:
patent: 3878985 (1975-04-01), Ghest et al.
patent: 4665500 (1987-05-01), Poland
patent: 4792793 (1988-12-01), Rawlinson et al.
patent: 4841467 (1989-06-01), Ho et al.
patent: 4852037 (1989-07-01), Aoki
patent: 4864529 (1989-09-01), Shah et al.
patent: 4942547 (1990-07-01), Joyce et al.
patent: 4943940 (1990-07-01), New
patent: 5126964 (1992-06-01), Zurawski
patent: 5241493 (1993-08-01), Chu et al.
patent: 5257217 (1993-10-01), Chiu
patent: 5278781 (1994-01-01), Aono et al.
patent: 5379244 (1995-01-01), Miyoshi et al.
patent: 5511016 (1996-04-01), Bechade
patent: 5530663 (1996-06-01), Garcia et al.
patent: 5671170 (1997-09-01), Markstein et al.
patent: 5751621 (1998-05-01), Arakawa
"Design of the IBM RISC System/6000 Floating-Point Execution Unit," IBM J. Res. Develop., vol. 34, No. 1, Jan. 1990, pp, 59-70.
"Floating-Point Data," Book 1, PowerPC User Instruction Set Architecture, pp. 141-183.

Affiliated with

Also associated with

Rating

Method and apparatus for performing high-precision multiply-add does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for performing high-precision multiply-add , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing high-precision multiply-add will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1327876