Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2008-05-20
2008-05-20
Breene, John (Department: 2162)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S010000, C712S246000, C712S247000, C715S252000
Reexamination Certificate
active
07376811
ABSTRACT:
A data processing system architecture is based upon a hardware engine that includes a plurality of functional units and data routing units that interconnect the functional units. The hardware engine performs operations and computations on data as the data traverses paths through the functional units under control of software. The functional units include logic resources, examples of which are flip-flops, latches, arithmetic logic units, random access memory, and the like. The routing units are responsive to the software control signals that are turned on or off to steer the data through these resources. Operations and computations are accomplished according to the steering of the data through the functional units that control the functions performed.
REFERENCES:
patent: 3487370 (1969-12-01), Goshorn et al.
patent: 4445172 (1984-04-01), Peters et al.
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 4891787 (1990-01-01), Gifford
patent: 4943909 (1990-07-01), Huang
patent: 5146606 (1992-09-01), Grondalski
patent: 5151996 (1992-09-01), Hillis
patent: 5212773 (1993-05-01), Hillis
patent: 5245705 (1993-09-01), Swaney
patent: 5247613 (1993-09-01), Bromley
patent: 5265207 (1993-11-01), Zak et al.
patent: 5274782 (1993-12-01), Chalasani et al.
patent: 5313590 (1994-05-01), Taylor
patent: 5379444 (1995-01-01), Mumme
patent: 5388214 (1995-02-01), Leiserson et al.
patent: 5418970 (1995-05-01), Gifford
patent: 5481743 (1996-01-01), Baxter
patent: 5481749 (1996-01-01), Grondalski
patent: 5530814 (1996-06-01), Wong et al.
patent: 5559970 (1996-09-01), Sharma
patent: 5561761 (1996-10-01), Hicok et al.
patent: 5574930 (1996-11-01), Halverson et al.
patent: 5590283 (1996-12-01), Hillis et al.
patent: 5598410 (1997-01-01), Stone
patent: 5617549 (1997-04-01), DeLano
patent: 5671435 (1997-09-01), Alpert
patent: 5680550 (1997-10-01), Kuszmaul et al.
patent: 5689508 (1997-11-01), Lyles
patent: 5717871 (1998-02-01), Hsieh et al.
patent: 5726586 (1998-03-01), Chan et al.
patent: 5734334 (1998-03-01), Hsieh et al.
patent: 5751955 (1998-05-01), Sonnier et al.
patent: 5771362 (1998-06-01), Bartkowiak et al.
patent: 5790821 (1998-08-01), Pflum
patent: 5805477 (1998-09-01), Perner
patent: 5805875 (1998-09-01), Asanovic
patent: 5822606 (1998-10-01), Morton
patent: 5828858 (1998-10-01), Athanas et al.
patent: 5845102 (1998-12-01), Miller et al.
patent: 5867724 (1999-02-01), McMahon
patent: 5905723 (1999-05-01), Varghese et al.
patent: 5907485 (1999-05-01), Van Loo et al.
patent: 5930492 (1999-07-01), Lynch
patent: 5941968 (1999-08-01), Mergard et al.
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6044080 (2000-03-01), Antonov
patent: 6055599 (2000-04-01), Han et al.
patent: 6065070 (2000-05-01), Johnson
patent: 6078990 (2000-06-01), Frazier
patent: 6081884 (2000-06-01), Miller
patent: 6088783 (2000-07-01), Morton
patent: 6112294 (2000-08-01), Merchant et al.
patent: 6142683 (2000-11-01), Madduri
patent: 6157955 (2000-12-01), Narad et al.
patent: 6182206 (2001-01-01), Baxter
patent: 6185633 (2001-02-01), Johnson
patent: 6223242 (2001-04-01), Sheafor et al.
patent: 6226735 (2001-05-01), Mirsky
patent: 6230175 (2001-05-01), Okamoto et al.
patent: 6253313 (2001-06-01), Morrison et al.
patent: 6256740 (2001-07-01), Muller et al.
patent: 6263415 (2001-07-01), Venkitakrishnan
patent: 6272619 (2001-08-01), Nguyen et al.
patent: 6279100 (2001-08-01), Tremblay et al.
patent: 6304568 (2001-10-01), Kim
patent: 6314487 (2001-11-01), Hahn et al.
patent: 6330242 (2001-12-01), Ogawa et al.
patent: 6378021 (2002-04-01), Okazawa et al.
patent: 6378061 (2002-04-01), Carbine et al.
patent: 6412061 (2002-06-01), Dye
patent: 6438585 (2002-08-01), Mousseau et al.
patent: 6438680 (2002-08-01), Yamada et al.
patent: 6473827 (2002-10-01), McMillen et al.
patent: 6519695 (2003-02-01), Kostic et al.
patent: 6594698 (2003-07-01), Chow et al.
patent: 6597692 (2003-07-01), Venkitakrishnan
patent: 6636933 (2003-10-01), MacLellan et al.
patent: 6651131 (2003-11-01), Chong et al.
patent: 6661788 (2003-12-01), Angle et al.
patent: 6675283 (2004-01-01), Cichon
patent: 6690659 (2004-02-01), Ahmed et al.
patent: 6728777 (2004-04-01), Lee et al.
patent: 6799252 (2004-09-01), Bauman
patent: 6836815 (2004-12-01), Purcell et al.
patent: 6842104 (2005-01-01), Osaka et al.
patent: 6874079 (2005-03-01), Hogenauer
patent: 7028134 (2006-04-01), Wang et al.
patent: 7043596 (2006-05-01), McWilliams et al.
patent: 7127590 (2006-10-01), Lindquist
patent: 2001/0042193 (2001-11-01), Fleck et al.
patent: 2002/0009095 (2002-01-01), Van Doren et al.
patent: 2002/0038339 (2002-03-01), Xu
patent: 2002/0116715 (2002-08-01), Apostolopoulos
patent: 2002/0122428 (2002-09-01), Fan et al.
patent: 2003/0191879 (2003-10-01), Marmash
patent: 2005/0076194 (2005-04-01), Kanapathippillai et al.
patent: 0 410 435 (1991-01-01), None
patent: 0 456 201 (1991-11-01), None
patent: 06-274459 (1994-09-01), None
patent: 09-294069 (1997-11-01), None
patent: 10-111790 (1998-04-01), None
patent: 11-219279 (1999-08-01), None
Keyvani, Maryam, et al., “VHDL Implementaion of a Crossbar Packet Switch”, Communications Networks Laboratory, School of Engineering Science, Simon Frasier University, Mar. 13, 2001, p. 1.
Chang, Andrew, et al., “The Effects of Explicitly Parallel Mechanisms on the Multi-ALU Processor Cluster Pipeline”, Computer Systems Laboratory, Stanford University, © 1998, pp. 1-8.
Goldstein, Seth Copen, et al., “PipeRench: A Coprocessor for Streaming Multimedia Acceleration”, School of Computer Science, Carnegie Mellon University, May 1999, pp. 1-12.
Hamblen, James O., “Rapid Prototyping Using Field Programmable Logic Devices”, IEEE Micro, May-Jun. 2000, pp. 29-37.
Derfler, Frank J., et al., How Networks Work, Millenium Edition, Que Corp., Indianapolis, IN, Sep. 2000, pp. 86-87, 134-135, 139-141, 147-149, 162-165, 186-189 196-197.
Comer, Douglas E., Internetworking with TCP/IP, vol. I, 2nd Edition, Prentice Hall, Englewood Cliffs, NJ, © 1991, pp. 100-104, 154-156, 183-186 and 506.
Stevens, W. Richard, UNIX Network Programming, Prentice Hall, Englewood Cliffs, NJ, © 1990, pp. 258-262, 264-269, 284-289 and 314-315.
“Networking Basics”, downloaded from: dbserv.jinr.ru/js/content/java/New-tutorial
etworking/overview
etworking.pdf, Oct. 7, 1998, pp. 1-4.
Vaidya, Aniruddha S., et al., “LAPSES: A Recipe for High Performance Adaptive Router Design”, downloaded from: www.cse.psu.edu/˜anand/csl/papers/hpca99.pdf, 1999, 8 pages.
“XB1 Crossbar Switch Data Sheet”, Sun Microelectronics, Jul. 1997, pp. 1-14.
Arnold, Jeffrey, “The Splash 2 Software Environment”, IDA Supercomputing Research Center, © 1993, [IEEE 0-816-3890-7/93], pp. 88-93.
Sakr, Majd F., et al., “Reconfigurable Processor Employing Optical Channels”, Proc. SPIE—Int. Soc. Opt. Eng., vol. 3490, Brugge, Belgium, Jun. 17-20, 1998, pp. 564-567.
Nosenchuck, D.M. et al., Two-Dimensional Nonsteady Viscous Flow Simulation on the Navier-Stokes Computer MiniNode, Journal of Scientific Computing, vol. 1, No. 1, 1986, pp. 53-73.
Breene John
Haynes Beffel & Wolfeld LLP
NetXen, Inc.
Stevens Robert
LandOfFree
Method and apparatus for performing computations and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing computations and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing computations and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2797670