Boots – shoes – and leggings
Patent
1996-12-20
1999-08-31
Ngo, Chuong Dinh
Boots, shoes, and leggings
364768, G06F 738, G06F 750
Patent
active
059462221
ABSTRACT:
A method and apparatus for performing an add-masked byte operation on a word of digital data comprises a register for receiving the word, a register for receiving a mask byte, and a multiplication module for receiving inputs from the registers. A multiplier multiplies each byte in the word by a corresponding bit in the mask byte to obtain a series of partial products. A multiplexer shifts the partial products until the partial products are disposed in the same register location as the location of the partial product achieved with the least significant byte in the word. An arithmetic logic unit clears certain bits in the partial products and adds the partial products to obtain a sum. The use of an existing multiplier module in an image processing system eliminates the costs involved in providing additional hardware for performing an add-masked byte operation.
REFERENCES:
patent: 3188386 (1965-06-01), Byatt
patent: 3483511 (1969-12-01), Rabinow
patent: 3569616 (1971-03-01), Baker
patent: 3611260 (1971-10-01), Colardeau
patent: 3629495 (1971-12-01), Cahill
patent: 3676850 (1972-07-01), Goldman et al.
patent: 3792194 (1974-02-01), Wood et al.
patent: 3803445 (1974-04-01), Wagner
patent: 3902047 (1975-08-01), Tyler et al.
patent: 3922059 (1975-11-01), Noguchi
patent: 3925765 (1975-12-01), Berwin et al.
patent: 3959582 (1976-05-01), Law et al.
patent: 3976982 (1976-08-01), Eiselen
patent: 4002827 (1977-01-01), Nevin et al.
patent: 4125862 (1978-11-01), Catano
patent: 4168488 (1979-09-01), Evans
patent: 4271476 (1981-06-01), Lotspiech
patent: 4467448 (1984-08-01), Regehr et al.
patent: 4545069 (1985-10-01), Kermisch
patent: 4627020 (1986-12-01), Anderson et al.
patent: 4658430 (1987-04-01), Anderson et al.
patent: 4776026 (1988-10-01), Ueyama
patent: 4783834 (1988-11-01), Anderson et al.
patent: 4837845 (1989-06-01), Pruett et al.
patent: 4970682 (1990-11-01), Beckwith, Jr. et al.
patent: 4975977 (1990-12-01), Kurosu et al.
patent: 5034733 (1991-07-01), Okazawa et al.
patent: 5081700 (1992-01-01), Crozier
patent: 5111192 (1992-05-01), Kadakia
patent: 5199101 (1993-03-01), Casick et al.
patent: 5271064 (1993-12-01), Dhawan et al.
patent: 5295237 (1994-03-01), Park
patent: 5365601 (1994-11-01), Kadakia et al.
patent: 5396236 (1995-03-01), Ueda
patent: 5408670 (1995-04-01), Davies
patent: 5450604 (1995-09-01), Davies
patent: 5483354 (1996-01-01), Kessels et al.
patent: 5557715 (1996-09-01), Ichiyanagi
patent: 5621674 (1997-04-01), Gray et al.
patent: 5651121 (1997-07-01), Davies
Ngo Chuong Dinh
Oak Technology, Inc.
LandOfFree
Method and apparatus for performing a masked byte addition opera does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing a masked byte addition opera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing a masked byte addition opera will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2427888