Method and apparatus for partial and full stall handling in allo

Details Method and apparatus for partial and full stall handling in allo Method and apparatus for partial and full stall handling in allo

1994-02-25

1996-06-04

Coleman, Eric

Boots, shoes, and leggings

395375, 364DIG1, 3642318, 3642624, 364263, 36423223, 36423222, G06F 930

Patent

active

055242634

ABSTRACT:
A method and apparatus for handling resource allocation during processor stall conditions. The instruction issue components of a processor are stalled (e.g., the issuance of new instruction is frozen) as a result of various stall conditions. One stall condition (full stall) occurs when an allocated buffer resource becomes full. Another stall condition (partial stall) occurs during register renaming and a given instruction sources a larger register width than the register alias table currently contains within the RAT buffer. This is a partial width data dependency and a partial stall is asserted. The present invention, upon detection of a full stall, does not allocate any buffer entries within the clock cycle that causing the full stall and resource pointers are not advanced and instructions issued during that clock cycle are not allocated. Within the clock cycle of the deassertion of the full stall, the resource buffers are allocated and the resource allocation pointers are updated. The present invention, upon detection of a partial stall, allocates a partial number of instructions within the clock cycle that causes the partial stall and updates a retirement entry pointer to the ROB but does not advance the resource pointers. Upon the clock cycle of the deassertion of the partial stall, the remainder of the instructions are allocated to the resource buffers and the resource pointers are advanced. In the event a full and partial stall are asserted concurrently, the full stall takes priority.

REFERENCES:
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerence et al.
patent: 4992938 (1991-02-01), Cocke et al.
Val Popescu, et al. entitled, "The Metaflow Architecture," IEEE Micro, Jun. 1991, pp. 10-13, 63-73.
Author, Mike Johnson, entitled Superscalar Microprocessor Design, Advance Micro Devices, Prentice Hall Series in Innovative Technology, 1991, pp. 1-289.
Butler et al; "An Area-Efficient Register Alias Table for Implementing HPS"; Aug. 1990.
Vieghara et al., "An On-Chip Smart Memory for a Data-flow CPU", Feb. 1990 IEEE.
"Vector Register Allocation" IBM TDB Apr. 1990.
Vieghara et al "An Experimental Single Chip Data Flow CPU"; 1990; IEEE.
Sohi; "Instruction Issue Logic for High-Performance, Interruptible, Multiple functional Unit"; Pipelined Computer; Mar. 1990 IEEE.
Gwennap; "Intel, HP ally on New Processor Architecture"; Micro Processor Report., Jun. 1994.
Gwennap., "NexGen enters Market with 66 MHz Nx 586", Micro Processor Report Mar. 1994.

Affiliated with

Also associated with

Rating

Method and apparatus for partial and full stall handling in allo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for partial and full stall handling in allo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for partial and full stall handling in allo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-393515