Electrical computers and digital processing systems: multicomput – Computer-to-computer data routing – Least weight routing
Reexamination Certificate
1996-09-30
2002-01-29
Courtenay, III, St. John (Department: 2151)
Electrical computers and digital processing systems: multicomput
Computer-to-computer data routing
Least weight routing
C345S418000, C709S241000
Reexamination Certificate
active
06343309
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates in general to an improved data processing system and in particular to an improved method and apparatus for graphical computation in a data processing system. Still more particularly, the present invention relates to a method and system of graphical computation to efficiently process graphics data in a data processing system.
2. Description of the Related Art
Data processing systems such as personal computers and workstations are commonly utilized to run computer-aided design (“CAD”) applications, computer-aided manufacturing (“CAM”) applications, and computer-aided engineering (“CAE”) tools. Engineers, scientists, technicians, and others employ these applications daily. These applications involve complex calculations, such as finite element analysis, to model stress in structures. Other applications include chemical or molecular modelling applications. CAD/CAM/CAE applications are normally graphics intensive in terms of the information relayed to the user. Generally, users of these applications require and demand that the data processing systems be able to provide extremely fast graphics information.
The processing of graphics data to provide a graphical display on a video display terminal requires an extremely fast graphics processing system in order to provide a display with a rapid response. It is desirable to be able to provide the performance required utilizing the present technology.
Symmetric multiprocessor (SMP) data processing systems have been employed to improve and enhance overall system performance in response to the demand for rapid response and complex graphics displays. In general, overall system performance is improved by providing multiple processors to allow multiple applications, also called programs, to execute simultaneously on the same data processing system. Note, however, that in this situation, the application itself will execute with approximately the same performance. In other words, application performance is the same, but overall system performance may be improved. It is possible to increase performance of an application by changing it to utilize multiple processors simultaneously, but few applications have made such changes to date. Thus, for an application, the advantage provided by SMP architecture is lost in such situations. Therefore, it would be advantageous to have an improved method and apparatus for taking advantage of the SMP architecture within the graphics pipeline used by the application.
SUMMARY OF THE INVENTION
The present invention provides a method and apparatus for processing hierarchical graphics data supplied by an application. The data processing system includes a plurality of threads in which a first thread receives and stores graphics data from the application. The application then performs a procedure call to initiate an update for an attached display device. The hierarchical data is then traversed. During traversal, the data is partitioned into workgroups and a sequence number is associated with each workgroup identifying the order in which the workgroup is processed. Each thread processes workgroups according to which sequence numbers it obtains uniquely from a location accessible to all threads. Processed workgroups are stored in a memory associated with the thread processing that workgroup. The primary thread dispatches the processed workgroups from each of the memories associated with the threads to a graphics processor for the graphics display device. The workgroups are dispatched in an order indicated by the sequence number associated with each processed workgroup.
The above as well as additional objectives, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 4594660 (1986-06-01), Guenthner et al.
patent: 5050066 (1991-09-01), Myers et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5307478 (1994-04-01), Rasbold et al.
patent: 5317682 (1994-05-01), Luken, Jr.
patent: 5325485 (1994-06-01), Hochmuth et al.
patent: 5337395 (1994-08-01), Vassiliadis et al.
patent: 5345541 (1994-09-01), Kelley et al.
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5392393 (1995-02-01), Deering
patent: 5428810 (1995-06-01), Barkans et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5430851 (1995-07-01), Hirata et al.
patent: 5440682 (1995-08-01), Deering
patent: 5490255 (1996-02-01), Rawlinson et al.
patent: 5499349 (1996-03-01), Nikhil et al.
patent: 5517603 (1996-05-01), Kelley et al.
patent: 5530815 (1996-06-01), Nabekura et al.
patent: 5801711 (1998-09-01), Koss et al.
Clarke Paul A.
Horton Brian
Bracewell & Patterson L.L.P.
Courtenay III St. John
Emile Volel
International Business Machines Corporaton
Opie George Lawrence
LandOfFree
Method and apparatus for parallelizing a graphics pipeline does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for parallelizing a graphics pipeline, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallelizing a graphics pipeline will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2846581