Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1995-03-27
1996-08-13
Beausoliel, Jr., Robert W.
Static information storage and retrieval
Magnetic bubbles
Guide structure
365201, G06F 1100, G11C 700
Patent
active
055465374
ABSTRACT:
A memory includes a number of memory groups. Each memory group includes a set of memory subgroups and a number of data bus drivers, wherein each data bus driver has a true input and a complement input and a true output and a complement output. The true and complement inputs are connected to a memory subgroup by at least one sense amplifier. A true connection point also is included in the memory, and the true output of one of the data bus drivers from each of the memory groups are connected together at the connection point, and a "wired" configuration is created. In addition, the memory includes a complement connection point, wherein the complement output of one of the data bus drivers from each of the memory groups are connected together at the connection point, creating a "wired" configuration. The memory also has a data bus circuit with a true input connected to the true connection point and a complement input connected to the complement connection point and a first circuit. This data bus circuit is responsive to signals from the true and complement connection points created by the simultaneous addressing of multiple groups or a subset of the memory subgroups in testing mode. The first circuit has an output for providing an indication of an error in addressing of the multiple groups or the subset of the memory subgroups.
REFERENCES:
patent: 4654849 (1987-03-01), White, Jr. et al.
patent: 4744061 (1988-05-01), Takemae et al.
patent: 5153459 (1992-10-01), Park et al.
patent: 5168464 (1992-12-01), Stanchak et al.
patent: 5208778 (1993-05-01), Kumanoya et al.
patent: 5255230 (1993-10-01), Chan et al.
patent: 5305261 (1994-04-01), Furatani et al.
Beausoliel, Jr. Robert W.
Hill Kenneth C.
Jorgenson Lisa K.
SGS-Thomson Microelectronics Inc.
Wright Norman M.
LandOfFree
Method and apparatus for parallel testing of memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for parallel testing of memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel testing of memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1056212