Method and apparatus for parallel addressing of CAMs and RAMs

Details Method and apparatus for parallel addressing of CAMs and RAMs Method and apparatus for parallel addressing of CAMs and RAMs

1996-02-07

1998-02-03

Zarahian, A.

Static information storage and retrieval

Associative memories

Ferroelectric cell

365201, G11C 1300

Patent

active

057151881

ABSTRACT:
A method and apparatus are provided for parallel addressing a CAM and a RAM, and also for using a single wordline to address the CAM and/or RAM. The CAM and RAM are addressed using a common wordline, and the common wordline is also used for writing to the CAM during a write cycle and strobing the CAM during a read cycle.

REFERENCES:
patent: 4646271 (1987-02-01), Uchiyama
patent: 5099481 (1992-03-01), Miller
patent: 5107501 (1992-04-01), Zorian
patent: 5138619 (1992-08-01), Fasang
patent: 5224101 (1993-06-01), Popyack, Jr.
patent: 5258986 (1993-11-01), Zerbe
patent: 5311520 (1994-05-01), Raghavachari
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5377148 (1994-12-01), Rajsuman
patent: 5396448 (1995-03-01), Takayanagi
patent: 5448523 (1995-09-01), Lewis
patent: 5475825 (1995-12-01), Yonezawa

Affiliated with

Also associated with

Rating

Method and apparatus for parallel addressing of CAMs and RAMs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for parallel addressing of CAMs and RAMs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel addressing of CAMs and RAMs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-668630