Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1997-12-31
1999-11-09
Tung, Kee M.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345508, G09G 536
Patent
active
059823950
ABSTRACT:
A method and apparatus for addressing a parallel image processing memory provides a plurality of random access memories arranged in an array in a set of array rows and array columns. Each of the memories has addresses for storing image pixel data that are arranged identically to each other. Each of the random access memories stores the group of image pixel data at the identical addresses. The entire group of image pixel data is stored in each of the plurality of random access memories. The random access memories can be constructed from a plurality of individual random access memory structures that are joined as a single memory storage unit, or buffer that enables one image pixel data to be addressed in each addressing cycle. An image processor generates address values for accessing the group of image pixel data over a plurality of address lines interconnected with respective of the plurality of buffers. The image processor manipulates the group of image pixel data. In particular, the image processor accesses each of a plurality of different image pixel data from the group in each of the plurality of buffers, respectively. The pixel data in each of the plurality of buffers can have a different preprocess operation performed to it prior to storage in a respective of the plurality of buffers.
REFERENCES:
patent: 4208721 (1980-06-01), Eisenberg
patent: 4493105 (1985-01-01), Beall et al.
patent: 4648045 (1987-03-01), Demetrescu
patent: 4674861 (1987-06-01), Kawamura
patent: 4850028 (1989-07-01), Kawamura et al.
patent: 4860375 (1989-08-01), McCubbrey et al.
patent: 4916640 (1990-04-01), Gasperi et al.
patent: 4922543 (1990-05-01), Ahlbom et al.
patent: 4967392 (1990-10-01), Werner et al.
patent: 5115309 (1992-05-01), Hang
patent: 5134272 (1992-07-01), Tsuchiya et al.
patent: 5146340 (1992-09-01), Dickerson et al.
patent: 5153925 (1992-10-01), Tanioka et al.
patent: 5253308 (1993-10-01), Johnson
patent: 5297256 (1994-03-01), Wolstenholme et al.
patent: 5315388 (1994-05-01), Shen et al.
patent: 5347595 (1994-09-01), Bokser
patent: 5357606 (1994-10-01), Adams
patent: 5502775 (1996-03-01), Takeo
patent: 5657403 (1997-08-01), Wolff et al.
patent: 5758043 (1998-05-01), Takizawa et al.
Anderson Kurt M.
Hinz Robert C.
Olson Steven J.
Cognex Corporation
Loginov William A.
Tung Kee M.
Weinzimmer Russ
LandOfFree
Method and apparatus for parallel addressing of an image process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for parallel addressing of an image process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel addressing of an image process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1463034