Patent
1994-05-04
1997-07-15
Ray, Gopal C.
395888, G06F 1338
Patent
active
056491271
ABSTRACT:
A system device of a PC, XT or AT type computer having an ISA bus is provided with a dynamic 32-bit bus by packing circuits or PACs (142, 152) located on user add-on cards. Each PAC includes a state machine (200) which controls four tag registers (210, 211, 212, 213), four input data registers (220, 221, 222, 223), four output data registers (240, 241, 242, 243), and an output multiplexer (250). The four tag registers are for storing a byte-high enable signal BHEN and system address bits SA[1:0] associated with bytes, words, and doublewords presented to the PAC during bus write cycles. The four input data registers are for storing the bytes, words, and doublewords presented to the PAC during bus write cycles. These bytes, words, and doublewords are steered to appropriate bit positions in the input data registers by four steering circuits (214, 215, 216, 217), which are controlled by the platform type signal CR2B2.sub.-- 1 and by the output of a decoder decoding the outputs of the tag registers. The four output data registers are for storing outputs of the four input registers received through an encoder (234). The output multiplexer is for selecting an output of one of the output registers. For AT-type platforms, up to two adjacent words are packed into one 32-bit doubleword for output. For PC and XT type platforms, up to four adjacent bytes are packed into one 32-bit doubleword for output. The PACs are also compatible with computers having EISA or PCI buses. During 32-bit EISA or PCI bus cycles, the input doubleword is furnished as the output doubleword.
REFERENCES:
patent: 4144562 (1979-03-01), Cooper
patent: 4291370 (1981-09-01), Charles
patent: 4309754 (1982-01-01), Dinwiddie, Jr.
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4455606 (1984-06-01), Cushing et al.
patent: 4502115 (1985-02-01), Eguchi
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5205373 (1993-04-01), Shah et al.
patent: 5321398 (1994-06-01), Ikeda
patent: 5423010 (1995-06-01), Mizukami
patent: 5471632 (1995-11-01), Gavin et al.
patent: 5524256 (1996-06-01), Turkowski
M 68000 Family Reference, 1988, pp 3-116 to 3-119.
Myers Paul R.
Ray Gopal C.
Samsung Semiconductor Inc.
LandOfFree
Method and apparatus for packing digital data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for packing digital data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for packing digital data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1499192