Patent
1996-09-12
1999-01-19
An, Meng-Ai T.
G06F 1336
Patent
active
058623558
ABSTRACT:
A bus arbiter circuit for a system including a bus and a plurality of devices which can request access to the bus at various times. The bus arbiter circuit includes circuitry for receiving requests for access to the bus from those of the plurality of devices desiring access to the bus during an arbitration cycle; circuitry for arbitrating access to the bus during the arbitration cycle in response to the received requests, an outcome of the arbitration cycle being based on a corresponding priority level associated with each of the plurality of devices; circuitry for granting access to one of those devices requesting access to the bus based on the outcome of the arbitration cycle; and circuitry for increasing the corresponding priority level associated with those of the plurality of devices which requested access to the bus but which were not granted access to the bus as a result of the arbitration cycle.
REFERENCES:
patent: 4829467 (1989-05-01), Ogata
patent: 5151994 (1992-09-01), Wille et al.
patent: 5274774 (1993-12-01), Manber et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5440698 (1995-08-01), Sindhu et al.
patent: 5440752 (1995-08-01), Lentz et al.
patent: 5546548 (1996-08-01), Chen et al.
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5644733 (1997-07-01), Kalish et al.
An Meng-Ai T.
Lefkowitz Sumati
Telxon Corporation
LandOfFree
Method and apparatus for overriding bus prioritization scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for overriding bus prioritization scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for overriding bus prioritization scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1254406